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Abstract
Nowadays the main driving parameters for the research in radio transmitters
in wireless infrastructure are energy eciency, frequency agility, and integra-
tion. This thesis presents new solutions at the device waveform-, circuit-, and
transmitter level which exploit the inherent high eciency potential of switch-
mode power ampliers (SMPAs) for realization of energy ecient, wide-band,
highly integrated transmitters for wireless communication applications.
In the rst part of the thesis, a continuum of novel high eciency class-E
power amplier modes are derived, signicantly extending the known SMPA
design space. In contrast to conventional SMPA modes, the new continuum
allows some variation for the switch impedances, providing important possi-
bilities on wide-band SMPA designs. This is experimentally veried in a 1 W
SiGe BiCMOS SMPA design having a drain eciency of above 70% over a
1.3-2.2 GHz bandwidth.
In the second part a novel combiner synthesis technique is developed that
enables realization of wide-band highly ecient outphasing transmitters. The
technique is based on the calculation of the combiner network parameters from
the boundary conditions required for highly ecient switch-mode operation of
the transistors in each branch. The approach is validated in a CMOS-GaN out-
phasing transmitter design providing a peak output power of 440.2 dBm and
a 7.5 dB output power back-o eciency exceeding 52% over a 750-1050 MHz
bandwidth. It is further shown that the same theoretical approach can also
be used for design of Doherty PA combiner networks. A 28 W 3.5 GHz Do-
herty PA is designed and manufactured for experimental verication providing
a record-high power added eciency of 51% at an adjacent channel leakage
ratio (ACLR) of -50 dBc with carrier-aggregated 100 MHz LTE test signals.
In the third part a new SMPA topology particularly suitable for amplica-
tion of RF pulse-width modulation (RF-PWM) signals is presented. In classi-
cal pulse width modulated SMPAs the varying pulse width leads to switching
losses and hence eciency degradation. We present an electronically tunable
load output network that alleviates this problem. A 10 W 2 GHz CMOS-
GaN RF-PWM transmitter demonstrator is constructed and characterized to
demonstrate the feasibility of the proposed technique. ACLR after digital pre-
distortion linearization is -45 dBc at a drain eciency of 67% with W-CDMA
communication signals.
The solutions presented in this thesis will facilitate realizations of frequency
agile, energy ecient and highly integrated/digitalized radio transmitters for
future wireless communication systems.
Keywords: Bandwidth, class-E, combiner, energy eciency, outphasing, SMPA
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Notations
B Susceptance
C Capacitance
Cout Output capacitance
d Duty cycle
G Conductance
iD Drain current waveform
iS Switch current waveform
Imax Transistor maximum current capability
L Inductance
n Harmonic index
QL Loaded quality factor
R Resistance
Ron Switch on resistance
U Power utilization factor
vD Drain voltage waveform
vS Switch voltage waveform
VBR Breakdown voltage
VDD Drain bias
X Reactance
r Relative dielectric constant
 Drain eciency
tot Line-up eciency
f Frequency
fmaxCE Class-E maximum operating frequency
Imax Transistor maximum current capability
iSmax Maximum switch current
Pout Output power
Ppeak Peak output power
 Outphasing angle
U Power utilization factor
vSmax Maximum switch voltage
! Angular frequency
ZSn Harmonic switch impedances
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Chapter 1
Introduction
1.1 Motivation
Wireless technology is simplifying our daily life in an unprecedented way and
also bringing in many new kinds of entertainment. Unlike the old days, we
thereby do not need a cable connection to make a phone call or to access inter-
net. Developments in screen technologies and processors has enabled advanced,
data intense entertainment applications, like high quality video streaming, on-
line video gaming etc., to be run even on handheld devices. Many new uncon-
ventional communication applications are also emerging in parallel to the fast
development of the wireless technology. For instance, in remote health-care
applications, biomedical signals captured from the patients body are directly
transmitted to a hospital server for health monitoring [1]. Car-to-car com-
munication systems is another example which has high potential to decrease
number of accidents and to reduce trac jams [2]. Wireless technology can
also be used with smart lighting systems to control the city lights in a much
more eective way to save energy [3].
In the past year 2013, the wireless data trac has almost doubled compared
to the year before. It is expected that this trend will continue and global mobile
data trac is predicted to grow more than 11-fold between 2013 to 2018 [4].
Surely an expanded use of mobile internet and rapid customer adoption of
smart phones is the driving force behind this trend. A variety of techniques
are now being explored to meet the demand for increased capacity and energy
eciency in future mobile wireless networks [5].
To cope with the demands for higher data rates, wireless providers has
begun to introduce smaller cells in their networks. Densely populated areas,
e.g. public transport hubs, shopping malls etc., are thereby served locally by
small pico/femto cell base stations. Signicant amount of mobile data trac
can thus be ooaded from the macro cell, resulting in higher data rates for
the end user.
Another enabler to increase the mobile communication speed is to use mul-
tiple antenna systems, also known as multiple-input multiple-output (MIMO)
systems. MIMO systems provide very high spectral eciencies by simultane-
ously transmitting multiple independent data streams in the same channel [6].
MIMO technology is becoming mature and is already being used in current
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and emerging wireless standards like Long-term Evolution (LTE) and LTE-
Advanced (LTE-A). Currently, the number of antennas in MIMO systems are
modest, where the most modern standard LTE-A allows using a maximum of
8 antennas. A new paradigm for MIMO systems that is now being intensively
studied is to incorporate very large antenna arrays (hundreds to thousands of
antennas), so called massive MIMO. In addition to benets of conventional
MIMO, the use of large antenna arrays enables the transmitted signal energy
to be focused to the specic areas where the users are located. Thereby, great
improvements in throughput and radiated signal eciency is expected [7].
The traditional approach to increase the capacity is to allocate more spec-
trum. Several new wireless communication bands have therefore been made
available to meet the rapidly growing demand for network capacity. For in-
stance, in LTE standard, 44 dierent frequency bands are utilized within
700 MHz-3.5 GHz frequency range. At present, the available spectrum is
shared in a static way, i.e. each operator is assigned to xed bands. On
the other hand, dynamic spectrum allocation techniques are emerging, which
aim to utilize the spectrum in a more ecient and opportunistic manner [8].
Dynamic allocation is considered as one of the key technologies to meet the
demands for higher capacity in a cost eective way. This would, however,
inevitably require frequency agile wireless front end technology.
In summary, there are now several techniques that are being investigated
to meet the demand for improved capacity in mobile wireless networks. Key
technologies include the use of heterogeneous networks with small cells, base
stations with many more antennas, and a wider range of frequency bands.
Next, we will discuss the impact that these techniques have on the transmitter
research needed.
1.2 Transmitters Demands
The largest operational cost for the cellular network providers is the electrical
energy costs. In a mobile network infrastructure, radio base stations (RBS)
consume most of the energy and thus also makes the highest contribution
to the total CO2 emission [9]. The transmitter unit, which is responsible for
generation of high power information carrying electromagnetic radio frequency
(RF) signal, is the most power hungry unit in a RBS. Further, the footprint
and energy consumption of the power supply and cooling units also scales
with the energy consumption of the transmitter unit. Therefore, increasing
the eciency of the transmitter unit can greatly reduce the overall energy
consumption, size, manufacturing cost and environmental footprint of RBS
units and the mobile network as a whole.
Consequently, energy eciency has been the main drive parameter for ra-
dio transmitter research for many years. Much research has been done on
eciency enhancement techniques to reduce the energy consumption of trans-
mitters when dealing with high peak-to-average power ratio (PAPR) modern
communication signals [10]. Nowadays, due to increasing number of frequency
bands used in the standards, transmitters that can maintain high energy ef-
ciency over large RF bandwidths are further demanded. Such components
reduce infrastructure manufacturers product diversity and thus cut the man-
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Figure 1.1: A simplied block diagram of conventional up-conversion trans-
mitter architectures.
ufacturing costs signicantly. In addition, implementation of the future in-
frastructure that supports dynamic spectrum allocation will not be possible
without wide RF bandwidth transmitters.
Expanding deployments of small-cell and increasing number of antennas
in base stations has increased the radio transmitter volumes drastically. The
cost and integration are therefore also becoming very important parameters
for transmitter modules. For instance, building a massive MIMO system with
hundreds of antennas in a cost ecient way would not be possible without
highly integrated, inexpensive transmitters.
In summary, energy ecient, frequency agile, highly integrated low cost
transmitters are highly demanded for realization of future wireless infrastruc-
tures.
1.3 Digital Transmitters Architectures
A block diagram of conventional up-conversion transmitter is shown in Fig. 1.1.
In such transmitters, base band signal processing is performed in the digital
domain, whereas up-conversion and modulation are done in the analog do-
main. The digital baseband circuitry is nowadays implemented in low-voltage
deep sub-micron CMOS processes, which often does not have any analog ex-
tensions. Use of deep sub-micron CMOS processes enables very high level of
integration in digital circuitry, however it complicates implementation of the
traditional analog circuits [11,12]. Hence, there has been a growing interest on
architectural solutions for implementing RF functionalities using digital build-
ing blocks. Such solutions may enable integration of the RF signal generation
chain into digital baseband processor of the transmitters, thus saving cost and
footprint.
In digital-intense transmitter architectures, a switch mode power ampli-
er (SMPA) is used in conjunction with a digital modulator circuit. In sin-
gle bit modulation schemes the amplitude information is encoded into pulse
properties. The most commonly used 1-bit coding techniques are,  modu-
lation, carrier pulse width modulation (PWM) and RF pulse-width modula-
tion (RF-PWM) [13]. A generic block-diagram of single-bit digital transmit-
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Figure 1.3: Multi-bit RF digital to analog converter (RF-DAC).
ter architectures is shown in Fig. 1.2. In multi-bit modulation schemes, the
SMPA is operated as a multi-bit RF digital-to-analog-converter (RF-DAC).
The output amplitude is thereby controlled by regulating the number of ac-
tive transistors [14], see Fig. 1.3. In addition to these solutions, outphasing
transmitter architectures also have interesting features from integration point
of view. In outphasing transmitters, two phase modulated signals are post-
PA combined for achieving amplitude modulation at the antenna. Using two
all-digital phase locked-loops (AD-PLL) for signal generation and SMPAs for
amplication, outphasing transmitters can be implemented using digital only
blocks in CMOS technology [15].
In contrast to conventional transconductance based class-AB PAs, SMPAs
theoretically provide 100% DC to RF conversion eciency. However, when
SMPAs are incorporated into a transmitter architecture, modulation involved
typically violates the proper switch mode operation and thus the losses in them
increases signicantly. Therefore, in practice, when dealing with spectrally ef-
cient high peak to average power ratio (PAPR) signals, the eciency is much
lower than the theoretical limit. Further, it is also challenging to maintain the
eciency of digital transmitters versus frequency due to inherent narrow band
behavior of SMPAs.
In order to realize highly ecient, frequency agile, low cost digital transmit-
ters, the losses in SMPAs associated with amplitude modulation and change
of the operating frequency has to be well understood and addressed.
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1.4 Thesis Contributions
This thesis focuses on the theory, design and practical realization of SMPAs
that are compatible with digital transmitter architectures. New solutions at
the device waveform-, circuit-, and transmitter level are presented which ex-
ploit the inherent high eciency potential of SMPAs for realization of energy
ecient, wide-band, highly integrated practical transmitters for wireless com-
munication applications. Three distinct contributions are made to the eld of
SMPAs and digital transmitter architectures.
The rst contribution is at transistor waveform level. Class-E is the best
known SMPA due to its high eciency and simple realization. In conven-
tional well-established class-E analysis, an open circuit second harmonic load
impedance is assumed for the transistor. In [Paper A], it is analytically shown
that the high eciency can actually be achieved for an arbitrarily selected
second harmonic impedance. The derivation therefore reveals a continuum
of novel class-E PA modes, enabling comprehensive waveform engineering for
performance optimization in specic applications. Furthermore, the theoreti-
cal derivation provides important possibilities for wide-band SMPA synthesis.
[Paper B] presents an experimental verication of the hypothesis in [Paper A]
that the continuum can enable high eciency operation over wide bandwidth.
Upon studying the theory and design of wide-band highly ecient SMPAs, we
will move towards energy ecient amplitude modulation of SMPAs over large
RF bandwidths.
The outphasing transmitter architecture is considered as one of the promis-
ing candidates to meet transmitter demands [10]. Appealing eciency num-
bers [16] and high level of integration [17] have been demonstrated with out-
phasing transmitters. However, maintaining high eciency over a large RF
bandwidth remains an open issue. The fundamental limiting factor is related
to the narrow bandwidth of conventional Chireix outphasing combiners [18].
In [Paper C] a novel wide-band combiner design methodology is derived for
SMPA based outphasing transmitters. The technique is based on the cal-
culation of the combiner network parameters from the boundary conditions
required for highly ecient switch-mode operation of the transistors in each
branch. The combiner is then synthesized to realize the calculated network
parameters across the band. A wide-band CMOS-GaN demonstrator is man-
ufactured for experimental realization. As a side-track it is further shown in
[Paper D] that the same theoretical approach can also be used for design of
Doherty PA combiner networks.
We also studied the RF-PWM technique for energy ecient amplitude
modulation of SMPAs. The main principle of RF-PWM is to vary the duty
cycle (pulse width) of a carrier frequency pulse train according to the envelope
of the signal. A challenge associated with RF-PWM architecture is however
that conventional SMPAs (e.g. class-E, class-D) suer from severe switching
losses when amplifying RF-PWM signals. In [Paper E], a novel SMPA topology
is derived that is particularly suitable for energy ecient amplication of RF-
PWM signals. It is analytically shown that high eciency can be maintained
over a wide power dynamic range if the imaginary part of the class-E load
impedance is varied along with the duty cycle. A 2 GHz CMOS-GaN RF-
PWM transmitter demonstrator is constructed and characterized with realistic
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communication signals to demonstrate the feasibility of the proposed technique
[Paper F].
The solutions presented in this thesis will facilitate realizations of frequency
agile, energy ecient and highly integrated/digitalized radio transmitters for
future wireless communication systems.
1.5 Thesis Organization
This thesis is organized as follows: In Chapter II, theory and practical realiza-
tion of switch mode power ampliers is reviewed. Chapter III treats the theory
of continuous class-E modes and its practical use. The theory and practical
realization of wide-band class-E outphasing transmitters is treated in Chapter
IV. Chapter V is devoted to tunable load network class-E PAs for energy e-
cient amplication of RF pulse width modulation signals. Finally, conclusions
and future work are given in Chapter VI.
Chapter 2
Switch Mode Power
Ampliers
In digital transmitters, the SMPA unit mainly determines the overall eciency
and the RF bandwidth. A good understanding of SMPA operating principles
is therefore key to successful design and realization of high performance digital
transmitters.
In this chapter, fundamental operating principles of switch-mode PAs and
the best known SMPA classes of operation, class-E,F, and D, will be reviewed.
A special emphasis is given to class-E PAs since the contributions of this thesis
strongly relate to them.
2.1 Power Amplier Operating Modes
2.1.1 Transconductance Mode Power Ampliers
In Fig. 2.1, the output voltage-current relation, I-V curve, of an idealized tran-
sistor is shown. In conventional linear PAs, the transistor device is operated
in the active and pinch-o regions of the I-V curve as a voltage dependent
Drain−source voltage
D
ra
in
−s
ou
rc
e 
cu
rre
nt Triode
region
Active region
pinch−off region
Figure 2.1: Example load lines for transconductance mode (red) and switch
mode (green) power ampliers.
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Figure 2.2: Drain waveforms of conventional transconductance based power
ampliers.
current source. This general mode of operation is referred as transconductance
mode. Such an operation scheme may provide a good linearity, but will also
yield simultaneously high voltage and large current. The power waste in a
transistor due to voltage-current overlap follow as:
Ploss =
1
T
Z
T
vD(t)iD(t)dt (2.1)
where vD and iD are the drain voltage and current waveforms, respectively.
The overlap between current and voltage drain/collector waveforms must there-
fore be minimized to get low losses and high eciency.
The waveforms of PAs operating in the conventional transconductance
modes class-A and class-B are shown in Fig. 2.2. These modes theoretically
provide 50% and 78.5% drain eciencies respectively, for an ideal transistor
with zero knee-voltage.
2.1.2 Switch Mode Power Ampliers
In switch-mode PAs, the transistor is operated in the triode and pinch-o
regions. This results in a very low voltage-current overlap, see Fig. 2.1. SMPAs
theoretically provide 100% eciency for an ideal transistor with zero knee-
voltage.
A simplied switching transistor model is shown in Fig. 2.3. Ron repre-
sents the device on-resistance corresponding to the triode region, while Cout
represents the device output capacitance in the pinch-o region. In SMPAs,
voltage-current overlap across Ron during the on-state of the switch is a major
source of losses. The losses in Ron are given by:
PRon =
1
T
Z
T
i2S(t)Rondt (2.2)
Discharge of the output capacitance Cout at the switching instances can also
be a major loss source in SMPAs, especially at high frequencies. Capacitive
power losses follow as
PC = fo
1
2
CoutV
2
sw (2.3)
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Figure 2.3: A simplied switching transistor model. Ron and Cout represent
the on-resistance and output capacitance of the device respectively.
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Figure 2.4: Schematic of class-E PAs.
where Vsw is the voltage across the output capacitor Cout at the turn-on mo-
ments of the switch and fo is the operating frequency.
As seen from (2.2)-(2.3), the transistor losses in an SMPA depend on the
device technology and the waveform shapes.
Dierent operating classes have been dened for SMPAs where each mode
provides dierent waveforms. The best-known switch-mode classes of oper-
ation, class-E,F,D, will be reviewed in the next sections. Class-E PAs are
studied more thoroughly since the work presented in this thesis strongly relate
to them.
2.2 Class-E Power Ampliers
Class-E is a single ended SMPA consisting of an active switching device and a
load network to shape the switch waveforms, see Fig. 2.4. The load network is
designed to satisfy the following switching conditions to ensure low switching
losses [19]:
vC(t)

t= 2!0
= 0 (2.4)
dvC(t)
dt

t= 2!0
= 0 (2.5)
10 CHAPTER 2. SWITCH MODE POWER AMPLIFIERS
where vC(t) is the voltage across the capacitor C shown in Fig. 2.4. The con-
dition given in (2.4) is named zero voltage switching (ZVS), which is meant
to prevent losses due to discharge of capacitor C at o-to-on switching in-
stances. The condition given in (2.5) is named zero voltage derivative switch-
ing (ZVDS). Note that, from Kirchho's current law, current through C is
transferred to the switch at o-to-on transition instances. ZVDS is therefore
necessary to prevent a high current to ow through an unsaturated transistor
during transitions [20].
The series resonant lter in the load network, which is tuned at !o, is
meant to suppress the harmonic currents. The reactive element X is therefore
only eective for the fundamental tone.
Design of class-E PAs requires the circuit values fL;C;X;Rg to be cal-
culated to satisfy the ZVS and ZVDS switching conditions. In the original
work of Sokal, it is assumed that L in Fig. 2.4 has an innite inductance and
therefore only carries a DC component [19]. This assumption greatly simpli-
es the circuit analysis. However, it has later been shown that, class-E PAs
with nite feed inductance gives much better design exibility and also better
performance.
In the following sections, rst, design of conventional class-E PAs, so called
class-E with RF-choke feed inductance, is treated. Next, design of class-E PAs
with nite feed inductance is treated, following the historical development of
the class-E theory.
2.2.1 Class-E Power Ampliers with RF-choke Feed
Inductance
A thorough analysis of class-E PAs with RF-choke feed inductance can be
found in [21]. Here, only the results will be used to outline the design steps.
The following assumptions made for the circuit analysis are however important
to mention:
 The transistor is replaced with an ideal switch for the analysis, see
Fig. 2.5. The switch has a zero on-resistance and innite o-state re-
sistance.
 Reactive elements are lossless and the only loss occur in the load resis-
tance R.
 The current owing through the load resistance is a pure sinusoid at the
switching frequency. This assumption is valid only if the loaded quality
factor (QL) of the series LC lter is innite. The loaded quality factor
is dened as QL = !oLo=R where !o = 1=
p
LoCo.
The switch duty cycle (d) is dened as the on-duration of the switch nor-
malized to the RF period. Class-E PAs can in principle be realized at any
switch duty cycle [21], but a duty cycle of 50% is conventionally used for eas-
ier drive signal generation, e.g. by using a sinusoidal input signal. According
to the circuit analysis, the required C and X values at 50% switch duty cycle
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Figure 2.5: Idealized schematic of class-E PAs.
are given by:
C =
0:1836
!oR
(2.6)
X = 1:14R (2.7)
The corresponding normalized switch waveforms are shown in Fig. 2.6.
The values of VDD and R should be known for a complete design. The
supply voltage VDD should be determined considering that the maximum value
of the switch voltage (vCmax) should not exceed the breakdown voltage (VBR)
of the device. From the analysis of class-E vCmax is determined as:
vCmax = 3:56VDD (2.8)
The load resistance R is dependent on output power level and VDD:
R = 0:58
V 2DD
Pout
(2.9)
It is also important to know the maximum value of the switch current (iSmax)
to determine the required transistor size. The expression for iSmax is given by
iSmax = 1:66
VDD
R
(2.10)
Alternatively the load resistance R also can be determined to maximize
the output power for a given device size using (2.10).
The values of Lo and Co can be calculated using the selected QL value. As
mentioned previously, the circuit analysis assumes that no harmonic current
ows through the load resistance. Higher values of QL will therefore better
approximate the ideal waveforms. In practice, QL values in the order of 10 20
already yield almost ideal waveforms [22].
The power utilization factor (U) quanties the maximum output power for
given device current and breakdown voltage, and is for an ideal RF choke feed
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Figure 2.6: Normalized conventional class-E voltage, vC=VDD, and current,
iS=Io, waveforms.
class-E PA given by:
U =
Pout
vCmaxiSmax
= 0:0981 (2.11)
In practice, if the required C is smaller than the device output capacitance
Cout, class-E mode can not be realized. This fact sets a maximum limit for
the operating frequency (fmaxCE):
fmaxCE = 0:063
Imax
CoutVBR
(2.12)
where Imax is the maximum current capability of the device. Observe that,
fmaxCE is independent of the device size and is therefore universal for a given
device technology.
2.2.2 Class-E Power Ampliers with Finite Feed
Inductance
Since Sokal introduced the class-E concept [19], dierent variants have been
proposed to improve the performance in terms of maximum operating fre-
quency and power utilization factor. The best known variants are even har-
monic resonant and parallel circuit class-E PAs. In even harmonic resonant
class-E, it is assumed that the feed inductor resonates out the capacitor C at
an even harmonic of the carrier frequency, i.e. 2n!o = 1=
p
LC, where n is
a positive integer number [23]. The values of fC;X;Rg are then calculated
to satisfy the switching conditions. In parallel circuit class-E, the component
X is assumed to be a short circuit [24] and required values of fC;L;Rg are
calculated.
Design equations and performance of class-E variants, including the con-
ventional solution, are summarized in Table 2.1. As seen from the table, even
harmonic resonant class-E has the highest fmaxCE though the lowest U . Par-
allel circuit class-E has the highest U and provides 1.75 times higher fmaxCE
than class-E with RF-choke.
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Table 2.1: Summary of design formulas and performance gure of merits for
dierent class-E variants. fmaxCE = fmaxCE=(
Imax
CoutVBR
)
Conventional [21] parallel circuit [24] even harmonic [23]
RF-Choke resonant (n = 1)
q 0 1.412 2
!oRC 0.1836 0.685 0.071
X=R 1.14 0 -4.903
vSmax=VDD 3.56 3.65 3.78
iSmax=Io 2.86 2.65 3.99
RPout=V
2
DD 0.58 1.365 0.056
fmaxCE 0.063 0.11 0.191
U 0.0981 0.1036 0.066
In Table 2.1, the term q denotes the normalized resonant frequency of the
circuit formed by parallel connection of feed inductance L and C, see Fig. 2.4:
q =
1
!o
p
LC
(2.13)
2.2.3 Generalized Class-E Design Equations
In [25], Acar et al. proved that the class-E switching conditions can actually
be satised for arbitrary values of q. The derived design equations and the
waveform expressions have the following forms:
C =
1
!oR
KC(d; q) (2.14)
X = RKX(d; q) (2.15)
R =
V 2DD
Pout
KP (d; q) (2.16)
vC(t) = VDDv(d; q; t) (2.17)
iS(t) =
VDD
R
i(d; q; t) (2.18)
where the functions fKC ;KX ;KP ; v; ig can be found in [25], and also in [Paper
E, Section III]1. The variable d represents the switch duty cycle, e.g. d = 1
corresponds to 100% duty cycle. Examples of normalized switch waveforms
for dierent q values are shown in Fig. 2.7.
Free selection of q gives extra exibility for the design, where its optimal
value is dependent on the design considerations. For instance, q can be selected
to maximize the power utilization factor yielding minimum possible device size
for a given output power level. The power utilization factor is plotted versus
q in Fig. 2.8 and is maximum at approximately q = 1:5. Once q is known,
1The equations derived in [Paper E] have an extra independent variable k to parameterize
the voltage slope at o-to-on instances, k must therefore be set to zero to achieve (2.14)-
(2.18)
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Figure 2.7: Normalized voltage and current waveforms, vC=VDD and iS=Io
respectively, for dierent q values.
VDD can be determined from (2.17) considering that the maximum value of
vC should not exceed the switch breakdown voltage. Values of C;X;R and L
are found by using (2.14)-(2.16) and (2.13), respectively.
It may also be desirable to fully absorb C by the device output capacitance
Cout for a minimum complexity of the load network realization. This implies
C = Cout and allows q; VDD and R to be solved from (2.14),(2.16) and (2.17).
The remaining circuit element values X and L are then easily calculated using
found values of q and R.
It is useful to know values of fmaxCE versus q for a specic technology.
The corresponding expression of fmaxCE is easily derived using (2.14)-(2.18):
fmaxCE =
KCvCmax
2RiSmax
Imax
VBRCout
(2.19)
Note that, the rst term in the expression on the right hand side depends
purely on q and the second on the device technology parameters. Normal-
ized fmaxCE is plotted versus q also in Fig. 2.8. As seen from the gure,
although both fmaxCE and U increase until approximately q = 1:5, there is a
compromise between them for higher q values.
So far the theory of class-E PAs and its well-known variants has been
reviewed. In the next section, their practical realization at GHz frequencies
will be discussed.
2.2.4 Class-E at Microwave Frequencies
At microwave frequencies, the eect of parasitics in real capacitors and in-
ductors become quite signicant. Real components therefore exhibit non-ideal
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Figure 2.8: Power utilization factor and fmaxCE normalized with device tech-
nology factor (Imax=VBRCout) versus q at 50% duty cycle.
frequency responses. As an example, realization of the tuned LC lter seen
in the ideal schematic of class-E PAs is therefore not very practical at mi-
crowave frequencies. In addition, the package and intrinsic device parasitics
signicantly inuence the impedance levels at microwave frequencies. Their
eect therefore has to be compensated for during the design, thus further
complicating the realization of ideal lumped-element class-E load networks.
In practical microwave class-E PAs, the load network is therefore designed
to provide a nite number of necessary harmonic impedances and is often
realized using transmission line networks. For the conventional class-E case,
the fundamental tone switch impedance is equal to a parallel connection of the
impedances 1=(j!oC) and R + jX. The higher order harmonic impedances
are provided by the capacitor C. The necessary class-E harmonic loading
conditions then follow as:
ZSn =
(
(1:52 + j1:11)R; n = 1
 j5:45R=n; n > 1 (2.20)
where n represents the harmonic index, see also Fig. 2.9. Harmonic loading
conditions of other class-E variants can be calculated in a similar way.
Raab has theoretically shown that, for the conventional class-E mode, the
fundamental tone and second harmonic switch impedances mainly determine
the eciency and output power [26]. Simulations with realistic device models
also show that control of third and higher harmonic impedances only slightly
change the eciency in class-E PAs [27]. Therefore, in practical RF class-E
realizations, typically only the fundamental tone and second harmonic impe-
dances are controlled to achieve a good complexity-performance trade-o.
2.3 Class-F Power Ampliers
Class-F is another type of a single ended switch-mode PA. In class-F PAs even
and odd harmonics are terminated with short and open circuits respectively
by using multiple resonators in the load network, see Fig. 2.10(a). In this
way, the voltage and current waveforms are shaped towards a square wave and
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Figure 2.9: A generic single ended switch mode power amplier schematic.
Term ZSn denotes the impedance provided by the load network at n!o, where
n is the harmonic index.
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Figure 2.10: (a) Schematic of a class-F PA. (b) DC normalized ideal class-F
voltage (vS) and current (iS) waveforms.
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Figure 2.11: (a) Schematic of an Inverse class-F PA. (b) DC normalized ideal
inverse class-F voltage (vS) and current (iS) waveforms.
a half-wave rectied sinusoid, respectively, see Fig. 2.10(b). The at voltage
waveform of class-F PAs results in a very high power utilization factor (0.159),
which is 27% higher than that of the class-A mode (0.125). On the other hand,
the voltage waveforms do not satisfy the ZVS condition, which may cause high
switching losses at microwave frequencies.
Realization of ideal class-F waveforms require an innite number of res-
onators in the load network. Therefore, in real applications, only an ap-
proximation of the ideal waveforms can be realized. Typically, controlling
up-to 3rd harmonic gives a good complexity-performance trade o for class-F
PAs [26,28].
2.4 Inverse Class-F Power Ampliers
Inverse class-F mode (class-F 1) is dual of class-F, where the voltage and
current waveforms are interchanged, see Fig. 2.11(b). Class-F 1 operation
requires even and odd harmonics to be terminated with open and short cir-
cuits respectively. Class-F 1 mode also provides a power utilization factor of
0.159. As seen from Fig. 2.11(b), class-F 1 mode satises the ZVS condition
in contrast to class-F mode, which is an advantage for achieving high eciency
operation at microwave frequencies. In fact, comparative studies in the litera-
ture shows that, in practical RF SMPAs, the class-F 1 tuning scheme provides
superior eciency compared to the class-F tuning [28,29].
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Figure 2.12: (a) Schematic of a class-D PA. (b) DC normalized class-D voltage
(vS) and current (iS) waveforms.
It is worth mentioning that, in general, due to the lack of a simple circuit
implementation, class-F and class-F 1 PAs are not preferred at frequencies
where a lumped element class-E realization is possible.
2.5 Class-D Power Ampliers
Class-D ampliers consist of a pair of active devices that operate in push-pull
mode and a tuned series LC lter that is connected in series with the load, see
Fig. 2.12(a). In a class-D PA the drain node vS is clamped to VDD during half
of the RF period and to the ground for the other half of the period. The switch
voltage waveform vS should therefore be a square wave. Ideally, the tuned lter
will force a purely sinusoidal current through the load, i.e. when the Q of the
lter is innitely large. During half a period, the load current will complete
its path through the switch that is in the on-state. Hence, a half-rectied
sinusoidal current should ow through the switches. The ideal Class-D switch
waveforms are shown in Fig. 2.12(b), which are the same as the ideal class-F
waveforms. The class-D therefore also provides a power utilization factor of
0.159.
Studying frequency domain characteristics of the class-D may explain why
the waveforms are same as class-F waveforms. In a class-D PA, the switches
experience short terminations at the even harmonics due to push-pull operation
of the active switches. The odd harmonic impedances, on the other hand,
are set to open circuit by the tuned LC lter. The devices in a class-D PA
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Figure 2.13: (a) Schematic of an inverse class-D PA. (b) DC normalized inverse
class-D voltage (vS) and current (iS) waveforms.
in fact experience class-F harmonic loading conditions. Class-D is therefore
considered as push-pull counter-part of class-F PAs. The main advantage of
class-D realization is that it requires only one resonator circuit for harmonic
ltering/tuning. On the other hand, Class-D requires two active devices that
are operated in the push-pull mode.
Class-D is not very suitable for high frequency RF applications since its
voltage waveform does not satisfy the ZVS condition. However, at low fre-
quencies, it oers attractive possibilities for achieving high power and high
eciency without generating excessive voltage swings [30,31].
2.6 Inverse Class-D Power Ampliers
A schematic of inverse class-D (class-D 1) is shown in Fig. 2.13(a). In class-
D 1 PAs, a oating load is connected between the drain terminals of a dier-
ential switch-pair. A parallel LC tuned lter is connected in shunt to the load
resistance for harmonic ltering. Ideally, the lter behaves as an open circuit
at the carrier frequency and act as a short circuit at the harmonics of the car-
rier. During half a period, DC currents that ow through the RF chokes will
combine into the switch that is at the on-state. The current waveforms should
therefore be square shaped. The tuned lter will enforce a sinusoidal current
through the load resistance. The dierential voltage waveform between the
drain terminals should thus be a sinusoidal signal. During half a cycle, the
on-state switch will hold zero voltage across it, while the o-state switch will
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experience half of a sinusoid. The voltage waveform across the devices should
therefore be half-rectied sinusoidal signals. Ideal class-D 1 drain waveforms
are shown in Fig. 2.13(b), which are the same as the class-F 1 waveforms. It
can easily be shown that the switches in a class-D 1 PA experience class-F 1
loading conditions.
The class-D 1 voltage waveforms satisfy the ZVS condition and its at
current waveform yields a very high power utilization factor (0.159). The
class-D 1 is therefore very suitable for realization of high output power, highly
ecient RF SMPAs [32{35]. Further, the class-D 1 also provides important
possibilities for wide-band SMPA realizations [36]. In a class-D 1 PA, the
switches ideally experience open terminations at the even harmonics due to
push-pull operation of the active switches. This simplies the second har-
monic control versus frequency. At high frequencies, the output capacitances
tend to behave as short-circuits and provides nearly-optimal third harmonic
impedances for the switches. Realization of the optimal harmonic impedances
versus frequency is thus relatively easy for the class-D 1, making it preferable
for wide-band applications.
2.7 Summary and Discussion
In this chapter, fundamental operating principles of switch-mode PAs and the
best known SMPA classes of operation have been reviewed. Each operation
mode requires a certain set of harmonic drain terminations, where the funda-
mental tone and second harmonic impedances are the most important for the
performance.
Operation modes that satisfy ZVS condition (class-E, class-F 1, class-D 1)
are advantageous for achieving high eciency at microwave frequencies. In the
next chapter, a continuum of novel ZVS-ZVDS power amplier modes will be
presented, signicantly extending the known SMPA design space.
Chapter 3
Continuous Class-E Power
Amplier Modes
As discussed in the previous chapter, development of the class-E theory es-
sentially boils down to nding dierent combinations of component values
fL;C;X;Rg that satisfy the switching conditions. In this chapter, a new
dimension is brought to the class-E theory and the design space is thereby
signicantly extended.
The outline of the chapter is as follows: First, a continuum of novel class-E
modes will be presented, which are analytically derived in [Paper A]. Next,
two applications of the new theory will be discussed. These are RF waveform
engineering for further eciency improvement of SMPAs and wide-band SMPA
design. Finally, experimental results of a watt-level 1.3-2.2 GHz SiGe BiCMOS
continuous class-E modes PA demonstrator will be presented.
3.1 Continuous Class-E Modes Theory
Harmonic switch loading conditions of conventional class-E PAs were calcu-
lated in the previous chapter as:
ZSn =
(
(1:52 + j1:11)R; n = 1
 j5:45R=n; n > 1 (3.1)
where n represents the harmonic index. Note that, ZSn denote the necessary
impedances at the switch reference plane, see Fig. 3.1.
Recently, there have been studies on manipulation of the harmonic switch
impedances of class-E PAs in order to further improve the performance in
terms of the eciency and the output power. For class-E PAs, the second
harmonic switch impedance ZS2 has the highest impact on the performance
among the harmonic impedances [26]. In [37], ZS2 is set to an open circuit
and it was assumed that the higher order harmonics are terminated with the
capacitance C. The complex fundamental tone switch impedance and the
value of C are thereafter calculated to satisfy the switching conditions. The
resulting operation mode was named class-E/F2 since Z
S
2 is manipulated to
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Figure 3.1: Generic single ended switch mode power amplier schematic. Term
Zn denotes the impedance provided by the load network at n!o, where n is
the harmonic index.
Table 3.1: Impedance tuning specications for dierent class-E variants
!o 2!o n!o,
n > 2
Class-E [21] C R
L
C C
Class-E/F2 [37] C R
L
open-
circuit
C
Class-EF2 [38] C R
L
short-
circuit
C
Continuous
class-E C R
jx1R
C jx2R C
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that of the class-F 1 mode. Kaczmarczyk introduced the class-EF2 concept
in [38]. It was shown that the class-E switching conditions can also be satised
when ZS2 is set to a short circuit.
In [Paper A], a generalized analysis of class-E is presented. It is analytically
shown that the class-E switching conditions can be satised for an arbitrarily
selected reactive second harmonic switch impedance. The derivation therefore
reveals a continuum of novel class-E PA modes, where the class-E, class-EF2
and class-E/F2 become subsets of the continuum, see also Table 3.1. The
results of the analysis in [Paper A] are summarized in the next section.
Cripps et al. have previously shown that class B eciency can be main-
tained over a continuum of solutions by utilizing appropriate reactive second
harmonic impedances [39,40]. The continuous class-E modes theory can there-
fore be seen as switch-mode counterpart of Cripps' theory on the continuous
transconductance PA modes.
3.1.1 Design Equations and Waveforms
The analysis in [Paper A] is done by referring to the generic SMPA schematic
shown in Fig. 3.1. The following assumptions are made for the circuit analysis:
1. The switch is on during 0t < =!o and o during =!ot < 2=!o.
2. The switch is lossless, i.e. it has a zero on-state resistance and innite
o state resistance.
3. The load matching network shown in Fig. 3.1 consists of only reactive
lossless passive components.
4. The load matching network provides a fundamental impedance of Z1 =
(1+ jx1)R and second harmonic impedance of Z2 = jx2R. Higher order
harmonic impedances are open circuited: Zn =1, n > 2.
Note that assumptions 1-3 are made also for the analysis of conventional class-
E PAs, see Chapter 2. The novelty of the derivation is thus revealed by the
last assumption Z2 = jx2R. This is in contrast to the conventional analysis
where Z2 is set to innity.
The circuit design parameters, i.e. expressions of fx1; x2; Cg, are derived
as functions of only one independent variable, 1, which denotes the phase
of the fundamental tone load current. The design equations therefore reveal
continuous class-E solutions, which are expressed as functions of 1, noting
that 1 = 57:5
o corresponds to the conventional class-E solution. The circuit
design parameters are given by:
x1(1) =
16 cos2 1 cot1 + 2 sin 21 + 3
2   32
12 cos2 1
(3.2)
x2 =
 sec2 1
24(   2 tan1)
h
4 sin
 
2 tan 1(2 cot1)

+ 3
+ 2

cos
 
2 tan 1(2 cot1)
  2 tan1i (3.3)
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Figure 3.2: Normalized ohmic losses, PlossVBR=(ImaxRon), and power utiliza-
tion factor, both versus 1.
C =
2
!oR
cos2 1 (3.4)
The switch current and voltage expressions have also been derived as func-
tions of 1:
iS(t) =
VDD
R
4
2
h
cos1

 cos
 
2!ot  tan 1(2 cot1)
q
1 + 4 cot2 1
  4 sin 2!ot

   cos(!ot+ 1) + 4 sin1 sin2 !ot
i
sin1 (3.5)
vC(t) =
VDD

tan1

4!ot tan1 + (4 cot1   8) sin2 !ot
  2 sec1 sin(!ot+ 1) + (   2 tan1) sin 2!ot  6 tan1

(3.6)
The RF output power is given by:
Pout =
V 2DD
R
8 sin2 1
2
(3.7)
The power utilization factor, U , is plotted versus 1 in Fig. 3.2. Solutions
achieved with 1 2 [43o; 78o] give U values comparable to that of the conven-
tional class-E (U = 0:0981). This proves that the output power achieved with
the continuous class-E modes can be maintained high over a wide range of
solutions.
Using (3.2)-(3.4), the continuous class-E modes switch impedances ZSn (1),
see Fig. 3.1, are found as:
ZS1 (1) = R
(1 + jx1)
 + j2(1 + jx1) cos2 1
(3.8)
ZS2 (1) = R
jx2
   4x2 cos2 1 (3.9)
ZSn (1) =  jR

2 cos2 1
n > 2 (3.10)
In Fig. 3.3, ZS1 and Z
S
2 are plotted for 1 2 [43o; 78o] and a xed output
power level. As seen from the gure, the continuous class-E modes theory
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Figure 3.3: Fundamental tone and second harmonic switch impedances, ZS1
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, i.e. the reference impedance of the Smith diagram. The
output power is kept constant over the solution range used, 1 2 [43o; 78o].
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EF2 modes.
signicantly extends the impedance design space of ZVS/ZVDS SMPAs. The
extended design space provides important possibilities for further eciency
improvement of SMPAs and wide-band SMPA design. These two distinct
applications of the continuous class-E modes theory are discussed next.
3.2 RF Waveform Engineering
For a given device technology, the switch waveforms determine the SMPA
eciency. In Fig. 3.4, continuous class-E modes switch waveforms are shown
for dierent 1 values. As seen from the gure, by changing 1 the switch
waveforms can be shaped dierently for performance optimization in specic
applications.
In SMPAs, current through Ron during the on-state of the switch is a
major loss source as mentioned previously. Although Ron is not accounted for
in the analysis made in [Paper A], its losses can be calculated approximately by
using the ideal waveform expressions given by (3.5)-(3.6) [41]. The expression
of normalized losses in Ron then follows as:
Ploss =
i2SrmsRon
Pout
=
i2S rmsmax(vC)
Poutmax(iS)
ImaxRon
VBR
(3.11)
where Imax is the maximum current capability of the device and VBR is the
breakdown voltage. Note that, the rst term in the expression on the right
hand side depends purely on 1 while the second terms depends on the device
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Figure 3.4: DC normalized switch current, iS=Io, and voltage, vC=VDD, wave-
forms for dierent 1 values. Time is normalized with the period (T ).
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technology. Variation of Ploss versus 1 is also shown in Fig. 3.2. As seen from
the gure, there is a compromise between the output power and the normalized
ohmic-losses.
For the conventional class-E case, the switch current makes a large jump
at on-to-o switching instances, see the waveforms for 1 = 57:5
o. This large
current jump, especially if a slow switching transistor is used, may cause a high
voltage-current overlap during switching transitions. Telegdy et. al proposed
the class-EM PA concept to address this issue [42]. In that case, using an
auxiliary PA, a second harmonic current is actively injected to the class-E
PA. In that way, the current waveform is shaped for zero current switching
(ZCS) at the turn o moments of the switch. However, the use of an auxiliary
PA costs extra DC power and increases circuit complexity dramatically. For
the presented continuum, by proper selection of 1, the current waveform
can actually be optimized for a relatively lower switch current at the turn o
moments, see the waveforms for 1 = 72
o, better tolerating a slow switching
speed.
Observe that the solution given with  = 90o satises ZCS at the turn
o moment of the switch. However, the peak value of the resulting voltage
waveform tends to innity for that solution yielding zero output power. In fact,
this property for SMPAs was proven theoretically by Kazimierczuk in [43]. It
was shown that ZVS, ZVDS and ZCS can not be simultaneously satised at a
nite output power level with a passive load network.
Another application of the continuous class-E modes theory is wide-band
SMPA design, which is discussed next.
3.3 Wide-band SMPA Design
In an SMPA design, to achieve a good eciency-bandwidth performance, at
least the necessary fundamental tone and the second harmonic load impe-
dances has to be provided versus frequency. For instance, in class-F 1 SMPA
designs, a purely resistive fundamental tone impedance and an open circuit
second harmonic impedance has to be provided at the switch reference plane
across the band. Similarly, for a wide-band class-E design a complex funda-
mental tone and a xed capacitive second harmonic load impedances have to
be provided versus frequency.
In wide-band SMPA designs, the fundamental tone impedance may be kept
xed over wide bandwidths by incorporating multi-section low pass lters in
the load networks [44], [45]. However, the input impedance of these kinds of
lters vary very sharply outside of their pass bands, making it very dicult
to provide a xed second harmonic impedance [44]. This, therefore, limits the
achievable bandwidth.
The continuous class-E modes theory provides a new degree of freedom
for wide-band SMPA designs. In Fig. 3.3, ZS1 and Z
S
2 were plotted for 1 2
[43o; 78o] and a xed output power level. As seen from the gure, the ex-
tended design space allows some variation for both the fundamental tone and
second harmonic switch impedances. The high eciency and output power
of the class-E PA may then be preserved over a wide bandwidth by mapping
the unavoidable frequency dependence of the load network impedances to the
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Figure 3.5: Schematic of the active power switch. On-chip decoupling ca-
pacitors are not shown for the sake of simplicity. The gate widths are:
WM1 = 0:48 mm, WM2 = 0:16 mm, WM3 = 0:96 mm, WM4 = 0:4 mm,
WM5 = 0:8 mm, WM6 = 0:325 mm, WM7 = 2:8 mm, WM8 = 2 mm.
R1;2 = 2 k
, C1;2 = 9:6 pF.
fZS1 ; ZS2 g trajectories. This was used as a basis for realization of a wide-band
class-E PA demonstrator.
3.4 Wide-band Bi-CMOS Continuous Class-E
Modes PA Prototype
In [Paper B], a watt-level 1.3-2.2 GHz continuous class-E modes SiGe BiC-
MOS SMPA is designed for experimental verication of the large bandwidth
possibilities oered by the class E continuum. It is worth mentioning that,
Gao et al. also utilized the derivations in [Paper A] for a wide-band CMOS
SMPA design [46], further supporting the claim that the continuum enables
high eciency operation over wide bandwidth.
The active switching device for the class-E PA is realized in NXP's QUBIC4X
SiGe BiCMOS process. The load network is realized o-chip on a teon sub-
strate. Next, the design of these two parts are briey summarized. More
details about the designs can be found in [Paper B].
3.4.1 Active Switch Design
In Fig. 3.5 the schematic of the BiCMOS chip comprising the HBT switch
and CMOS driver circuit is shown. The output power switch for the class-E is
implemented using a SiGe HBT with 13 V collector-base breakdown voltage
(BVCBo). The total emitter length of the HBT device is 4.96 mm, where
the emitter width is 0.4 m. The power bar has a total output capacitance
(Cout) of 4.5 pF, which is considered as part of the continuum class-E load
network. Three stages of inverters are implemented as drivers using 0.25 m
2.5 V CMOS transistors. Due to slow speed/high power consumption of PMOS
transistors, the last inverter stage is implemented using two NMOS devices and
a conventional inverter. The last NMOS-only stage is operated at a drain-
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0.2 W Unit Section
CMOS
Inverters
HBT 
Switch
Figure 3.6: Chip photo, the dimensions are 1040x1040 m.
source bias of 1.1 V, which is sucient to turn the HBT switch on and o and
hence no extra power is wasted for switching. The preceding inverter stages
are biased with nominal 2.5 V bias. A photo of the fabricated chip is shown
in Fig. 3.6.
3.4.2 Load Network Design
For the o-chip load network design, rst the fZS1 ; ZS2 g impedance trajectories
are calculated from (3.8) and (3.9) assuming a constant 1 W output power.
Dierent fZS1 ; ZS2 g combinations may then be provided by the load network at
each frequency. The following error function is thus dened for optimization
of the load network parameters:
err =
2X
n=1
1
max jZSn (1i)j
NX
i=1
jZS LNn (fi)  ZSn (1i)j (3.12)
where 1i are also considered as optimization variables since Z
S
n are frequency
independent. Term ZS LNn denotes the frequency dependent load impedance
provided by the load network. The number frequency points used for the
optimization is N = 17.
The next step is to nd a proper load network topology that yields a
low err value, meaning that the network presents fundamental and second
harmonic impedances that correspond to continuum class-E operation over the
desired frequency band. For doing that, our strategy was to start with a highly
complex topology and reduce the number of elements until a good complexity-
performance trade o is achieved. A network consisting of several cascaded
stages of transmission lines and shunt stubs is thus selected to start with.
After a few number of trials, the load network topology shown in Fig. 3.7(a)
is found, which yields a very good t between the calculated and synthesized
load impedance values, see Fig. 3.7(b).
3.4.3 Experimental Results
The load network shown Fig. 3.7(a) is implemented o-chip on a 5 mil thick
teon substrate with a dielectric constant of r = 2:33. A photo of the nal
constructed PA is shown in Fig. 3.8.
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Figure 3.7: (a) Schematic of continuum Class-E load network, where Cout
represents the output capacitance of the HBT. (b) Calculated and synthesized
switch impedances, ZSn (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Figure 3.8: Fabricated continuous class-E modes PA prototype.
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Figure 3.9: Collector and line-up eciencies versus frequency.
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Figure 3.10: Output power versus frequency.
Table 3.2: Comparison with state-of-the-art CMOS/BiCMOS class-E PAs
Tech. Load f Gain Pout  tot
Netw. (GHz) (dB) (dBm) (%) (%)
2005,
[47]
130 nm
CMOS
On-
chip
1.4-2 n/a > 23 > 62 > 59
2006,
[48]
IBM
0.25 m
BiCMOS
On-
chip
0.5-1.2 > 7:2 > 17 n/a > 50
2012,
[49]
65 nm
CMOS
O-
chip
0.55-1.05 > 16 > 30 > 67 > 52
This
work
NXP
0.25 m
BiCMOS
O-
chip
1.3-2.2 > 23 > 29 > 70 > 50
In Fig. 3.9, the eciency simulation and measurement results are shown.
As seen from the gure, the prototype provides a virtually at collector ef-
ciency across 1:3  2:2 GHz band, as expected from the theory. Measured
collector eciency is higher than 70% and the line-up eciency, which also
includes the power consumed by CMOS drivers, is higher than 50%. Output
power results are shown in Fig. 3.10, where the measured output power is
higher than 29 dBm across 1:3  2:2 GHz. The output power variation is less
than 1.5 dB across the same band. These results clearly prove that the con-
tinuum can enable high eciency and high output power over wide bandwidth
in SMPAs.
In Table 3.2, the measurement results are summarized and compared with
state-of-the-art CMOS/BiCMOS based wide-band class-E PAs. As seen from
the table, even considering that the center frequency is the highest for the pro-
totype, the eciency-bandwidth performance stands out. This indicates that
the proposed design technique may provide a very useful toolbox for practical
realization of wide-band highly ecient class-E PAs in diverse applications.
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3.5 Summary and Discussion
A continuum of novel class-E solutions has been derived. The continuum en-
ables comprehensive RF waveform engineering possibilities for performance
improvement in specic applications. For instance, the switch waveforms can
be shaped for lower ohmic losses or lower switching losses. Another important
application of the new theory is wide-band SMPA design. In contrast to con-
ventional SMPA modes, the continuous class-E modes allow some variation for
the switch impedances. The high eciency can then be maintained over a wide
range of frequencies by mapping the inherent variation of the load impedances
to calculated optimal impedance trajectories.
The extended design space revealed by the continuous class-E modes theory
is expected to nd many applications where high eciency and high bandwidth
are demanded.
Chapter 4
Wide-band Outphasing
Modulation of Class-E
Power Ampliers
In the previous chapter, the problem of maintaining proper SMPA operation
versus frequency has been addressed, but only a xed output power level was
considered. However, in modern communication standards, high crest factor
envelope varying signals are used to achieve a good spectral eciency. In this
chapter we will move towards energy ecient amplitude modulation of SMPAs
over large RF bandwidths.
Switch-mode transistor operation requires xed high amplitude drive sig-
nals at the input. Therefore, the output amplitude of SMPAs can not be
modulated in the conventional way by controlling the input amplitude. There
are, however, a number of sophisticated techniques for amplitude modulation
of SMPAs as previously discussed in the introductory chapter. The best known
examples are base-band pulse width modulation (BB-PWM), RF pulse width
modulation (RF-PWM),  modulation, envelope elimination and restora-
tion (EER) and outphasing architecture [10]. This chapter focuses on the
outphasing transmitter architecture.
The outphasing architecture is proven for energy ecient amplication of
amplitude modulated signals, e.g. in [16]. However, maintaining high average
eciency over large RF bandwidths in outphasing transmitters is an open
issue, which is the research problem addressed in this chapter.
The outline of the chapter is as follows: First a brief overview of the
outphasing architecture is given. Next, the outphasing combiner types are
reviewed and their bandwidth limitations are discussed. Thereafter a novel
wide-band outphasing combiner design technique is presented that is devel-
oped in [Paper C]. Then, design and characterization results of a 700-1000 MHz
CMOS-GaN HEMT outphasing transmitter prototype is presented. As a side-
track, it is further shown in [Paper D] that the theoretical approach developed
in [Paper C] can also be used for design of Doherty PA combiner networks.
Finally, the characterization results of a 3.5 GHz GaN HEMT Doherty PA
demonstrator based on this approach is presented.
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Figure 4.1: A block diagram of an outphasing transmitter architecture.
4.1 Outphasing Transmitter Architecture
The outphasing transmitter concept was rst introduced by Chireix in 1935
[50]. In an outphasing transmitter, the amplitude modulated input signal
is decomposed in two constant envelope signals with a phase oset between
them (outphasing angle) as illustrated in Fig. 4.1. The outphasing angle is
determined by the instantaneous amplitude of the input signal in a way we
will describe later. The constant envelope signals can be amplied with highly
ecient saturated PAs or SMPAs. After power amplication, the signals are
summed using a passive combiner network and an amplied replica of the input
signal is generated at the antenna. The outphasing method ideally enables the
high eciency of nonlinear saturated PAs or SMPAs to be exploited without
disrupting signal integrity.
In addition to its potential for high eciency, the outphasing architecture
also provides interesting opportunities for integration. The constant envelope
nature of the outphasing signals enables realization of the signal generation
unit using digital-only building blocks. Heidari et al. have implement an
outphasing modulator in 90 nm CMOS using two all-digital phase-locked-loop
(AD-PLL) circuits [15]. Ravi et al. realized a 40 MHz channel bandwidth
outphasing modulator in 32 nm CMOS using two digital delay-based phase
modulators [17]. If the power levels are also low enough, realization of single-
chip outphasing transmitters in digital CMOS technology is therefore possible.
The outphasing architecture is thus considered as one of the strong candidates
for realization of future fully digital energy ecient radio transmitter front-
ends [51].
Research on outphasing transmitters, in general, has focused on two areas:
1) Outphasing signal generation and calibration algorithms 2) Outphasing
combiner design. A comprehensive overview of the rst research eld can be
found in [52]. The combiner design is subject of the next section.
4.1.1 Outphasing Combiners
In outphasing transmitters, the realization of the combiner determines how the
PAs in the two transmitter branches interact. The combiner therefore plays a
crucial role on the transmitter eciency, linearity, and bandwidth.
In Fig. 4.2(a) a basic outphasing conguration is shown. A oating load
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is directly connected between the drain terminals of two transistors. Analysis
of this basic conguration may help understanding how transistors interact
in outphasing transmitters. Fig. 4.2(b) shows a typically assumed equivalent
circuit for analysis of this circuit in outphasing operation, both by Chireix [50]
and others [53, 54]. The idealizing assumption made there is that the devices
operate in deep saturation and can be modeled by RF voltage sources.
The output voltage Vo is the dierence between the transistor outputs:
Vo = V e
j   V e j = j2V sin (4.1)
Observe that the output voltage can be varied by changing the outphasing
angle  . The current through the load resistor is:
I =
Vo
RL
=
j2V sin 
RL
(4.2)
The load impedances seen by the transistors then follow as:
ZA =
V ej 
I
=
RL
2
(1  j cot ) (4.3)
ZB =
V e j 
 I =
RL
2
(1 + j cot ) (4.4)
As seen from above, the reactive part of the load impedances depends on the
outphasing angle. The devices will therefore observe highly reactive impe-
dances for a wide-range of output power levels. For instance, at 3 dB output
power back-o level, the reactive part of the impedance will already be equal
to the resistive part. Reactive load modulation has at least two important
consequences: First, the eciency will degrade rapidly versus output power
due to non-optimal transistor loading. Second, realistic transistors do not be-
have as ideal voltage sources under variable loading conditions. The relation
between the outphasing angle and the output amplitude will therefore be a
more complex function than a simple inverse-sine function.
In practical outphasing transmitters, combiner networks are used to achieve
a better linearity-eciency trade-o than what simple outphasing congura-
tion such as that shown in Fig. 4.2(a) oers. In general, outphasing combiners
can be grouped into isolated lossy combiners and non-isolated lossless combin-
ers. First, isolated combiners will be treated.
Isolated Lossy Combiners
In outphasing transmitters, using an isolated lossy combiner, like a Wilkin-
son or a hybrid, ensures that the output of the PAs are isolated and do not
interact. Isolated combiners therefore provide an ideal outphasing operation
as the complications of signal dependent loading of the PAs are avoided [52].
These kinds of combiners thus provide perfect linearity [55,56]. Furthermore,
recent research has shown that it is also possible to design and realize very
wide-band isolated combiners [57, 58]. Such components enable maintaining
good linearity and high output power in outphasing transmitters over wide
bandwidths.
With isolated combiners, the instantaneous transmitter eciency, however,
degrades rapidly as the outphasing angle increases. This is due to increasing
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Figure 4.2: (a) A basic outphasing conguration. (b) Model assumed for the
circuit analysis.
power waste in the isolating resistance/port of the combiner. The system-
eciency characteristic is in fact the same as that of an ordinary linear class-
A PA system, i.e. the eciency is linearly proportional to the output power-
level. Note that, in both systems the DC power is constant versus the output
amplitude.
Dierent techniques have been proposed in the literature to improve the
eciency of outphasing systems with isolated combiners. Zhang et al. pro-
posed recycling the RF power delivered to the isolation port using an RF to
DC converter circuit [59]. However, at present such converter circuits typi-
cally provide very low eciencies at microwave frequencies, severely limiting
the achievable improvement [60{62].
In [63] discrete supply modulation is combined with outphasing operation.
In such a conguration, the output voltage is coarsely controlled with discrete
supply modulation and the ne control is done with outphasing modulation.
This way the outphasing angle can be kept low, reducing the power waste in
the isolating resistance. The abrupt change of the supply voltage will however
create a signicant amount of switching noise at the output, degrading the
linearity [64].
Non-isolated Lossless Outphasing Combiners
In outphasing transmitters when using a lossless combiner the PAs will inter-
act and load-pull each other. The simple outphasing conguration shown in
Fig. 4.2(a) is an example where the PAs see highly reactive impedances for
a large range of output power levels. By proper combiner network design, it
can however be ensured that the load modulation occurs in a such way that
the PAs experience optimal loading conditions at maximum power as well as
at a pre-dened power back-o level. This way high average eciency can be
achieved also with amplitude modulated signals.
The best known lossless outphasing combiner type is the Chireix combiner.
A Chireix combiner consists of quarter wave transmission lines and shunt re-
active elements, see Fig. 4.3. The PA load admittances for a Chireix system,
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assuming saturated class-B operation for the PAs, are derived in [53]:
YA = G1 + jB1 (4.5)
YB = G1   jB1 (4.6)
Conductance G1 and susceptance B1 are
G1 =
2RL
Z2o
sin2  (4.7)
B1 =
2RL
Zo

sin 2 
2
 Bs

(4.8)
where the normalized shunt susceptance Bs is:
Bs =
Zo
2RL
Bs (4.9)
As seen above, by proper selection of the shunt element Bs, the susceptance
B1 can be made zero for one output voltage level, see also Fig. 4.4. This
way high eciency can be achieved at a desired back-o output power level.
The eciency of class-B Chireix system as a function of output voltage is also
derived in [53]:
 =

4
sin q
sin4  + ( sin 2 2  BS)2
(4.10)
The eciency is plotted versus output amplitude for dierent BS values in
Fig. 4.5. As seen from the gure, the eciency peak can be moved by varying
value of shunt element BS .
Chireix outphasing transmitters have shown great potential for energy
ecient amplication of amplitude modulated realistic communication sig-
nals [65{67]. However, the eciency of Chireix transmitters degrade rather
steeply when the operating frequency is changed from the designed center
frequency. This mainly due to fact that the transfer characteristics of quarter-
wave transmission lines vary very rapidly versus frequency. In addition, the
reactive compensation elements in the combiner network are also frequency
dependent, overall creating a very sharp combiner frequency response [18].
Recently, there have been studies on wide-band transformer-type lossless
outphasing combiners [16,18]. Although signicant improvements are achieved
with these new topologies, the performance still does not meet the bandwidth
requirements of emerging and future communication standards.
4.2 Novel Wide-band Outphasing Combiner
Design Approach
In [Paper C], a novel wide-band outphasing combiner design approach has been
developed. In contrast to conventional design approaches, no xed topology
is assumed for the combiner. Instead, the design procedure starts with cal-
culation of the combiner network parameters from the boundary conditions
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Figure 4.3: A block diagram of the Chireix outphasing transmitter architec-
ture.
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Figure 4.4: Transistor load trajectories in Chireix outphasing transmitters for
two dierent normalized shunt reactance (BS) values.
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Figure 4.5: Drain eciency versus output voltage for class-B Chireix outphas-
ing transmitters for dierent normalized shunt reactance (BS) values.
required for proper class-E operation of the PAs in each branch. Utilizing the
continuous class-E modes theory presented in Chapter 3, an additional de-
gree of freedom is enabled for calculation of the combiner network parameters,
providing an important possibility for wide-band realization. The combiner
is nally synthesized to realize the calculated network parameters across the
desired frequency band.
It will be assumed that the combiner is lossless and therefore it is important
to understand load modulation properties of class-E PAs before starting the
derivation of network parameters.
4.2.1 Load Modulation Properties of Class-E PAs
The switch impedances required to satisfy the class-E switching conditions are
calculated in Chapter 2:
ZSn =
(
(1:52 + j1:11)R; n = 1
 j5:45R=n; n > 1 (4.11)
where n represents the harmonic index. As discussed previously, ZS1 and Z
S
2
have the highest impact on the eciency and output power [26]. The factor
R depends on the output power level, where
R = 0:58
V 2DD
Pout
(4.12)
Expression for R and (4.11) indicate that ZSn inversely scales with Pout. Ide-
ally, the impedances at all harmonics of the carrier frequency should there-
fore be modulated to vary the output power without violating class-E opera-
tion. Even so, in practice, modulating only the fundamental tone impedance,
impedance,while keeping the second harmonic impedance xed, also yields a
nearly at eciency versus output power prole, as it will be shown briey with
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Figure 4.6: Schematic used for the derivation of the two-port combiner network
parameters. ZA;Bn denotes impedances experienced by the switches, where n
is the harmonic index. fV1; V2g and fI1; I2g denotes the fundamental tone
component of the drain voltage and current waveforms.
3 Port
Combiner
Ro
P3
P2P1
Figure 4.7: Realization of the combiner in Fig. 4.6 with a three-port lossless
reciprocal network terminated with a resistive load.
simulations in this section. Therefore, only the fundamental tone impedance
load modulation will be considered for the combiner design.
4.2.2 Derivation of Combiner Network Parameters
The derivation of the combiner network parameters is based on the schemat-
ics shown in Fig. 4.6-4.7. In the schematic shown in Fig. 4.6, ZAn and Z
B
n
denotes the impedances experienced by the left and right transistors, respec-
tively. First, the two-port combiner network parameters will be calculated
assuming that the two-port is reciprocal and lossy, i.e. the load is included
inside, see Fig. 4.6. It is then proven that it is possible to realize the combiner
network parameters with a three-port lossless reciprocal network terminated
with a purely resistive load, see Fig. 4.7. The combiner is then synthesized to
realize the calculated parameters across the band.
The outphasing angle between the fundamental tone of the drive signals
is represented by , see Fig. 4.6. In the previous examples, the phase of both
branch signals were changed. As seen from Fig. 4.6, here we assume that
only one of the branch signals is phase-shifted  degrees while the phase of
the other branch signal is kept xed. This is merely to make the derivations
somewhat easier. The same drain bias is assumed for the both cells. The
following boundary conditions are further assumed for the derivation:
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1. Optimal impedance at peak power:
Both switch transistors see the optimal class-E fundamental tone impedance
at the peak power level (Ppeak) which occurs at  = 1:
R(1) = 0:58
V 2DD
Ppeak
(4.13)
ZA1 (1) = Z
B
1 (1) = (1:52 + j1:11)R(1) (4.14)
2. Optimal impedance at back-o:
Both transistors see the optimal fundamental tone impedance when the
output power is backed-o by factor of  at  = 2:
R(2) = 0:58
V 2DD
Ppeak
(4.15)
ZA1 (2) = Z
B
1 (2) = (1:52 + j1:11)R(2) (4.16)
It will be shown briey below that the outphasing angle at the peak output
power level, 1, is xed by the selected .
Note that, with the conventional Chireix combiner, the transistors expe-
rience the optimal load (for class-B) at a pre-dened back-o level and at a
level near to the peak output power level, see also Fig. 4.4. The boundary
conditions above, however, ensure that the optimal load impedances will be
perfectly provided at a pre-dened back-o level and at the peak output power
level.
The fundamental tone voltages and currents shown in Fig. 4.6 are related
by the composite combiner/load Z parameter matrix:
V1
V2

=

Z11 Z12
Z21 Z22
 
I1
I2

(4.17)
where Z12 = Z21 due to the reciprocity assumption so that there remains
three unknown network parameters. Applying the boundary conditions given
in (4.14) and (4.16) to (4.17), results in four distinct equations. Considering
the parameter 2 also as an unknown, the solution set is found as:
Z11 =
ZA1 (2)  ZA1 (1)
1 + ej21
+ ZA1 (1) (4.18)
Z12 =
1
2
 
ZA1 (1)  ZA1 (2)

sec 1 (4.19)
Z22 =
ZA1 (1)  ZA1 (2)
1 + ej21
+ ZA1 (2) (4.20)
2 =    1 (4.21)
The two-port combiner network parameters are now derived in terms of Ppeak,
VDD and , and assuming class-E operation for the PA cells.
It is worth mentioning that, the optimal peak power and back-o impe-
dances fZA1 (1); ZA1 (2)g in (4.18)-(4.20) can also be found from load-pull sim-
ulations or measurements. In that case the parasitics and device nonlinearities
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Figure 4.8: A schematic for realization of the three-port lossless network shown
in Fig. 4.7 using reactive lumped-element components. The load, Ro, is con-
nected to the third port, P3.
can be perfectly accounted for in calculation of the network parameters. At
high frequencies, the device parasites signicantly inuence the impedance
levels. A load-pull based combiner design approach may, therefore, be very
suitable for high frequency, e.g. millimeter wave, implementations.
It should also be veried that the calculated two-port network parameters
can be realized with a three-port lossless reciprocal network terminated with
a purely resistive load, Ro, see Fig. 4.7. In [Paper C, Appendix], using the
conditions for being a lossless reciprocal three-port network, it is shown that
the following condition is necessary as well as sucient for such a realization:
<fZ12g =
p
<fZ11g<fZ22g (4.22)
The condition given above is satised for four dierent 1 values. Each solution
provides the same eciency versus back-o prole but yields dierent network
parameters. The solution set for 1 has the form of f1x;(   1x)g and
the value of 1x depends on the  value. It is a dicult task to derive an
analytical expression for 1x in terms of . However, for a known , the value
of 1x is easily found numerically using (4.18)-(4.20) and (4.22).
In [Paper C, Appendix], Z-parameters of the three-port lossless network1
seen in Fig. 4.7 is derived in terms of the calculated two-port network param-
eters and Ro:
z13 = j
p
<fZ11g=C1 (4.23)
z23 = j
p
<fZ22g=C1 (4.24)
z11 = Z11 +
z213
z33 +Ro
(4.25)
z12 = Z12 +
z13z32
z33 +Ro
(4.26)
z22 = Z22 +
z223
z33 +Ro
(4.27)
1Z parameters of the the three-port lossless network are denoted with lower case letters,
zij , to distinguish them from the Z parameters of the two-port network, which are denoted
with capital letters Zij :.
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where z21 = z12, z31 = z13, z32 = z23 and
C1 =
Ro
R2o + jz33j2
(4.28)
The parameter z33 is here arbitrary, see [Paper C, Appendix].
Now we know the network parameters of the three-port lossless combiner
network. In Fig. 4.8 a generic lumped element schematic of the three-port
network is given [68]. The following formula may be used to calculate the
component values in the schematic:
yi =
nX
j=1
yij (4.29)
where yij are found using (4.23)-(4.27) and the well known Z to Y parameter
conversion formulas [69].
4.2.3 Design Example
To illustrate the design approach described above, a 900 MHz outphasing
combiner will be designed in this section. It is assumed that Pout = 15 W,
VDD = 28 V and  = 7:5 dB that yields 1x of 42
o. Assuming a reference
impedance of 50 
, the two-port network parameters in S-parameter format
follow as:
S =

0:69ej1:03 0:51ej2:96
0:51ej2:96 0:25e j0:34

(4.30)
In Fig. 4.9, the eciency and output power simulation results are presented
using a symbolically dened combiner and an idealized switch model for the
transistor. In simulations, we swept the second harmonic switch impedances,
ZA;B2 , from  j30 
 to  j600 
. The optimal second harmonic impedances
at peak power level and at 7.5 dB back-o are  j84 
 and  j464 
, respec-
tively. The results indicate that ZA;B2 play an important role for the eciency
and the dynamic range, see Fig. 4.9. The eciency is rather at versus out-
put power for ZA;B2 >  84 
 and the best dynamic range is achieved for
ZA;B2 =  152 
. The eect of ZA;B2 on the dynamic range can be better un-
derstood by studying the example fZA1 ; ZB1 g trajectories shown in Fig. 4.10.
For ZA;B2 =  j152 
, both devices see almost purely imaginary load impe-
dances at  =  250:25o, delivering very low output powers, see also Fig. 4.9(b).
However, for ZA;B2 =  j84 
, fZA1 ; ZB1 g never become purely imaginary si-
multaneously and the resulting dynamic range is therefore much lower. As seen
from Fig. 4.10, even negative resistances are presented to one of the transistors
with ZA;B2 =  j84 
. It is relevant to mention that negative load resistances
with outphasing transmitters were also observed in [70] during measurements.
Using the schematic shown in Fig. 4.8 a lumped element combiner net-
work can directly be realized. The component values are calculated using
(4.23)-(4.27) and the two-port network parameters given in (4.30). However,
at microwave frequencies, distributed transmission-line networks are preferred
as already discussed in Chapter 2. We have not developed a direct recipe for
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Figure 4.9: Drain eciency and output power simulation results for dierent
second harmonic load impedances (ZA;B2 ).
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Figure 4.10: Fundamental tone load impedance trajectories for two dierent
second harmonic load impedances (ZA;B2 ). The dashed black line represents
the optimal fundamental tone class-E load trajectory for dierent output power
levels.
realization of the combiner network using transmission lines. However, our
experience is that, even using very simple combiner topologies, e.g. networks
that consist of cascade connection of transmission lines and stubs, the cal-
culated network parameters are typically easy to realize. Note also that, for
empirical realization of the combiner, it is not required to calculate the three-
port network parameters. Once 1x is determined, the circuit design boils
down to realization of the calculated two-port network parameters.
In this example, the combiner topology shown in Fig. 4.11 is used for re-
alization of the calculated network parameters at the design frequency, fo =
900 MHz. In the combiner network, fTL2; TL7g act as second harmonic traps
where fTL1; TL9g are optimized to have ZA;B2 =  j152 
. Electrical lengths
50 Ω 
Cout
Cout
TL1 TL4 TL6 TL9
TL2 TL7
TL3 TL5 TL8
VDD-A = 28 V VDD-B = 28 V
P1 P2
Figure 4.11: Outphasing combiner topology to realize the calculated network
parameters.
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Figure 4.12: Optimal fundamental tone load impedances (ZS1 (1)) versus out-
put power for dierent 1 values.
and the characteristic impedances of the remaining transmission lines are op-
timized to have good t to two-port network parameters given in (4.30). The
eciency and dynamic range simulation results achieved with the realistic
combiner shown in Fig. 4.11 are identical to the results presented in Fig. 4.9
for the relevant ZA;B2 =  j152 
, and therefore not repeated again.
Realization of calculated network parameters at a single frequency is a
straight forward task as demonstrated with the design example above. How-
ever, it is not easy to maintain the network parameters over a wide frequency
range. In particular, providing a xed phase angle for S12 versus frequency
is almost impossible due to the inevitable frequency dependent phase shift
introduced by the reactive components in the combiner network.
4.2.4 Utilization of the Continuous Class-E Modes
Theory
As demonstrated above, the conventional class-E theory yields a single set
of combiner network parameters which does not provide much possibility for
a wide-band realization. On the other hand, we will now describe how the
continuous class-E modes theory enables an extra degree of freedom (1, see
Chapter 3) for calculation of the network parameters. This allow some vari-
ation in the network parameters, thus providing an important possibility for
wide-band combiner realization.
Continuous class-E mode fundamental switch impedances, ZS1 (1), were
already presented in Chapter 3, see (3.8). It is presented again here for the
sake of completeness:
ZS1 (1) = R
(1 + jx1)
 + j2(1 + jx1) cos2 1
(4.31)
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where x1 only depends on 1, see (3.2), and
R =
8 sin2 1
2
V 2DD
Pout
(4.32)
The impedances ZS1 (1) are plotted versus output power level in Fig. 4.12.
Note that, an innite number of high-eciency impedance trajectories exist,
where each will yield a dierent set of combiner network parameters.
Using ZS1 (1), the boundary conditions for calculation of the outphasing
combiner network parameters are now generalized as:
1. Optimal impedance at peak power:
Both switch transistors see an optimal fundamental tone impedance at
the peak power level which occurs at  = 1:
R(1; 
p
1) =
8 sin2 p1
2
V 2DD
Ppeak
(4.33)
ZA1 (1) = Z
B
1 (1) = Z
S
1 (
p
1) (4.34)
2. Optimal impedance at back-o power:
Both transistors see an optimal fundamental tone impedance when the
output power is backed-o by a factor of  at  = 2:
R(2; 
bo
1 ) = 
8 sin2 bo1
2
V 2DD
Ppeak
(4.35)
ZA1 (2) = Z
B
1 (2) = Z
S
1 (
bo
1 ) (4.36)
Observe that, the boundary conditions assume dierent 1 values at peak
power level (1 = 
p
1) and  dB back-o (1 = 
bo
1 ). In other words, we allow
the impedances seen by the switches (transistors) at the peak power level and
at the back-o level to be on dierent trajectories in Fig. 4.12. This way
even two new degrees of freedom are enabled for calculation of the network
parameters. Each combination of f1p; 1bog yields a dierent set of network
parameters in (4.18)-(4.20). This reveals a very large combiner design space,
providing important possibilities for wide-band realization as experimentally
demonstrated in the next section.
4.3 Wide-band Outphasing Transmitter
Demonstrator
In [Paper C], a 700-1000 MHz CMOS-GaN wide-band out-phasing transmitter
prototype is designed to demonstrate the use of the extended combiner design
space enabled via continuous class-E modes theory. In this section the design
and measurement results are summarized.
In Fig. 4.13, a schematic of the transmitter demonstrator is shown. First
the realization of the active switches is treated.
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Figure 4.13: Schematic of a CMOS-GaN wide-band outphasing transmitter
demonstrator.
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Figure 4.14: CMOS inverter circuit for generation of square shaped drive
signals.
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Figure 4.15: CMOS-GaN line up as a high power switch.
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4.3.1 Active Switch Realization
Commercial GaN HEMTs (Cree CGH60015DE) are used as the output switch-
ing devices for the class-E cells. A single stage inverter circuit implemented in a
commercial 65 nm CMOS process is used as the driver for the GaN HEMT [71].
The schematic of the driver is shown in Fig. 4.14. The inverter driver ensures
that the GaN HEMT is switched on and o with short transition times. A
photo of the realized CMOS-GaN line-up is shown in Fig. 4.15.
4.3.2 Combiner Design and Realization
For the combiner design, the rst step is to calculate its network parameters
using (4.18)-(4.20) and (4.33)-(4.36). It is assumed that Pout = 15 W, VDD =
28 V and  = 7:5 dB. The resulting network parameters, fSijg, are plotted in
Fig. 4.16. Each point in the graph corresponds to a dierent combination of
fp1; bo1 g. As seen from the gure, a very large combiner design space is now
enabled, allowing variation over frequency, while maintaining high eciency.
At each frequency point in the range between 700 and 1000 MHz we al-
low a dierent set of fSijg. The following error function is thus dened for
optimization of the component values in the combiner network:
err =
2X
i=1
2X
j=1
1
max jSij j
NX
n=1
jScij(fn)  Sij(p1n; bo1n)j (4.37)
where fp1n; bo1ng values are also considered as optimization variables since we
can freely select an Sij from the design space at each frequency point. The
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Figure 4.17: Cut-ready simulation results. The duty cycle range used in simu-
lations is d 2 [0:35; 0:6], where d decreases monotonically versus frequency. (a)
Drain eciency versus back-o at dierent frequencies. (b) Drain eciency
versus frequency for dierent back-o levels. Eciency results at peak output
power level and 6 dB back-o with xed 50% duty cycle (dashed-lines) are
also included for comparison.
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symbol Scij denotes the frequency dependent S-parameters provided by the
combiner network. The number frequency points used for the optimization is
N = 4.
Ideally, the combiner should also provide the optimal second harmonic
impedances versus frequency. However, including this also as an optimization
goal causes a very poor t for the fundamental tone S-parameters. On the other
hand, without signicantly increasing err, it can at least be ensured that ZA;B2
will be almost purely imaginary by also setting the following constraints for
the optimization:
fjSc11(2f)j; jSc22(2f)jg > 0:95 (4.38)
The constraint above ensures that almost no real power will be generated in
the load at the second harmonic.
Using the combiner topology shown Fig. 4.11, a very good t is achieved
between the synthesized and calculated fundamental tone S-parameters, see
Fig. 4.16. Also, almost purely imaginary second harmonic impedances are
presented to the both switching transistors across the band.
Non-optimal second harmonic impedance phase angle cause eciency degra-
dation especially at back-o power levels. It is found that this can be compen-
sated by ne tuning of the switch duty cycle around 50%. This is attributed
to fact that the optimal combination of the fundamental tone and the sec-
ond harmonic switch impedances strongly depends on the duty cycle for SM-
PAs [21], [25]. It is also important to add that optimization of switch duty
cycle versus frequency for outphasing transmitters was rst proposed in [72].
In the circuit, the duty cycle of the inverter driver is adjusted by varying the
PMOS and NMOS transistor gate bias voltages, VgP and VgN respectively [73].
This property has been demonstrated via load-pull measurements in [Paper
E], where the achieved duty-cycle range was approximately d 2 [0:35; 65].
Final cut-ready simulation results using an in house model for the GaN
HEMT are shown in Fig. 4.17. As seen from the gure, a at eciency prole
versus back-o is achieved for the 700-1000 MHz band. The drain eciency is
higher than 71% at 7.5 dB back-o across the band. These simulation results
show that high average eciency can be achieved over a wide frequency range
in outphasing transmitters using the proposed outphasing combiner design
technique.
The overall transmitter eciency simulation results are not included here
since no model was available for the CMOS driver circuit. The measured
overall transmitter eciency results are, however, presented in the following
section.
4.3.3 Experimental Results
The combiner network shown in Fig. 4.11 is implemented on 15 mil thick teon
substrate with a dielectric constant of r= 2:33. The fabricated load network,
GaN HEMTs and driver boards are mounted on a brass xture which also pro-
vides overall grounding. A photo of the manufactured outphasing transmitter
demonstrator is shown in Fig. 4.18. The drain and line-up eciencies,  and
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Figure 4.18: A photo of the constructed wide-band outphasing transmitter
prototype.
tot respectively, were both measured. The eciency denitions follow as [10]:
 =
Pout
PDC1
(4.39)
tot =
Pout
PDC1 + PDC2 + Pav tot
(4.40)
where PDC1 and PDC2 are the DC powers drawn by the GaN HEMT devices
and the drivers, respectively. Pav tot is the total available RF power applied
to the CMOS drivers.
The drain and line-up eciency measurement results are shown in Fig. 4.19.
The measured drain and line-up eciencies at 7.5 dB back-o are above 52%
and 45% respectively across 750-1050 MHz, see Fig. 4.19b-c. The measured
back-o eciency for the frequency range of 700-800 MHz is lower than the
simulation results, which might be attributed to the model inaccuracies and
the fabrication tolerances. It is also observed that the center frequency is
shifted from 850 MHz to 900 MHz. Despite the discrepancies, the prototype
provides a very large RF bandwidth performance for outphasing transmitters.
In Table 4.1 the results are compared with the state-of-the-art outphasing
transmitter results. As seen from the table, the prototype provides the best
back-o eciency-bandwidth performance among all results.
Dynamic characterization and linearization study of the transmitter is left
as a future work. One problem related to linearity is, however, the low dynamic
range achieved with pure outphasing operation. The simulation results pre-
sented in Fig. 4.9 show that the dynamic range is sensitive to combination of
the fundamental tone combiner network parameters and the second harmonic
terminations. Although it is possible to achieve the optimal combination for
dynamic range at a single operating frequency, it is dicult to provide specic
fundamental tone network parameters and second harmonic reactive termi-
nations over a wide range of frequencies. Therefore, more robust alternative
approaches should be considered for achieving large dynamic ranges and thus
good linearity versus frequency.
Switching to linear mode of operation, i.e. controlling the output amplitude
by varying the input amplitude rather than varying the outphasing angle, is
one approach for improving the dynamic range. The feasibility of hybrid linear-
outphasing operation was experimentally demonstrated in [66] for a class-B
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Figure 4.19: Measurement results using VDD = 30 V, Vg =  2:5 V, VDD1 =
6 V, VgN 2 [0:6; 1:4] V and VgP 2 [4:8; 5:4] V. (a) Drain eciency versus back-
o at dierent frequencies. (b) Drain eciency versus frequency for dierent
back-o levels. (c) Line-up eciency versus frequency for dierent back-o
levels.
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Table 4.1: Comparison with state-of-the art wide-band outphasing PAs
Tech. fo BW Ppeak P
 @
Ppeak
 @ 6 dB
OPBO1
(GHz) (%) (W) (dB) (%) (%)
[18]
65 nm
CMOS
0.7 29 > 1 3.9 > 48 > 46
[66] GaN 2.14 7 > 63 1.5 > 60
582 (@
2.14 GHz)
[16]
65 nm
CMOS-
GaN
1.92 18 > 19 0.7 > 68 > 55
This
work
65 nm
CMOS-
GaN
0.9 33 > 24 0.35 > 71 > 60
1Output power back-o.
2Graphically estimated.
system. However, going to linear mode for switch mode PAs causes severe
gain expansion, which may limit the linearity [Paper F].
Hybrid base-band pulse width modulation (BB-PWM)-outphasing opera-
tion is another alternative for dynamic range improvement. This hybrid ap-
proach was rst proposed in [74]. In BB-PWM operation, the PA is driven
with a constant envelope signal consisting of bursts of a phase-modulated car-
rier. The output amplitude is then encoded in the duration of the carrier
bursts. In such hybrid operation, the amplitudes lower than the minimum
signal level provided by outphasing operation are then generated by driving
the PAs with bursted-carrier signals. In contrast to hybrid linear-outphasing
approach, the drive signals remain binary which enables further digitalization
and integration.
Finally, note that the driver power consumption remains constant versus
output power for outphasing operation. The approaches mentioned above
therefore also help reducing the driver power consumption. In fact both
approaches were originally proposed as line-up eciency improvement tech-
niques, but they are also improving the dynamic range.
4.4 Doherty Demonstrator Results
As demonstrated experimentally, the novel combiner design approach enables
design and realization of very wide-band outphasing transmitters. As a side-
track it is further shown in [Paper D] that the same theoretical approach can
also be used for design of Doherty PA combiner networks. Here only the key
results of this study will be presented, where background on Doherty PAs and
the design details can be found in [Paper D].
In [Paper D] Doherty combiner network parameters are derived in terms of
the device fundamental tone voltage-current waveforms using operating bound-
ary conditions very similar to what was presented in Section 4.2.2, but adopted
to the Doherty operating principles. The formulation also allows using the
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Figure 4.20: Photo of the fabricated Doherty PA using the novel combiner
synthesis approach.
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Figure 4.21: Static eciency measurement results of Doherty PA at 3.5 GHz,
VDD = 28 V.
waveform data found from load-pull simulations or measurements. The de-
vice nonlinearities and parasitics can thus be perfectly accounted for in the
combiner design. The design approach therefore enables ultimate eciency
performance to be obtained from the devices in Doherty conguration. This
is experimentally veried in a 3.5 GHz Doherty PA demonstrator, showing
state-of-the-art eciency results for linearized modulated communication sys-
tem signals. A photo of the Doherty PA demonstrator is shown in Fig. 4.20.
In Fig. 4.21 measured static continuous wave (CW) eciency results are
presented. Drain eciency of 77% and power added eciency (PAE) of 65%
are measured at the peak power level, 28 W. High eciency is also maintained
for a large range of output power levels. At 8 dB back-o, the drain eciency
and PAE are measured to be 60% and 55%, respectively. These eciency
results are signicantly higher than what has been previously achieved with
single input Doherty PAs for similar frequency ranges [Paper D]. It is also
worth mentioning that, these record-high eciency results are cross-veried by
external measurements at NXP Semiconductors, Nijmegen, The Netherlands,
where the discrepancy between the two measurement results was less than 0.8
percentage units.
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Figure 4.22: Modulated measurement results of Doherty PA without (blue)
and with (green) DPD with 100 MHz (520) carrier aggregated OFDM signals.
The PA was also tested with realistic communications signals. An average
PAE of 52% is measured with 9 dB PAPR 20 MHz LTE signals. The re-
lated measured adjacent-channel-leakage-ratio (ACLR) is -52 dB using a low
complexity digital pre-distortion (DPD) linearization algorithm [75]. The PA
maintains an ACLR of -50 dBc even when driven by a carrier aggregated
100 MHz (520 MHz) OFDM signal, see Fig. 4.22. This excellent perfor-
mance provided by the prototype proves the advantages of the novel Doherty
combiner design technique developed in [Paper D].
4.5 Summary and Discussion
In this chapter, a novel outphasing combiner design technique is presented.
The design technique is based on calculation of the combiner network pa-
rameters from boundary conditions required for highly ecient switch-mode
operation of the transistors. The combiner can be synthesized using trans-
mission lines or lumped element networks. Continuous class-E modes theory
creates an extra degree of design freedom. This allows some variation of the
network parameters over frequency, enabling wide-band combiner realization.
The presented outphasing transmitter prototype provides a high average
eciency over a 33% RF bandwidth around 900 MHz. The bandwidth is
mainly limited by the fact that simultaneously providing the optimal second
harmonic impedances and the fundamental tone combiner network parameters
is dicult for very large bandwidths. In this context, it is worth investigating
push-pull topologies, like class-D 1, for realization of the PA cells in outphas-
ing transmitters. This may simplify the constraints on the combiner design
and thus even better bandwidth performance may be achieved.
For calculation of the network parameters, one can also use optimal im-
pedances found from load-pull simulations or measurements. The device non-
linearities and parasitics can then be perfectly accounted for in the combiner
design. At millimeter wave frequencies, the device parasitics signicantly in-
uence the impedance levels. Load-pull based design approach may thus be
very suitable for millimeter wave outphasing and Doherty PA designs.
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The generic combiner design approach presented in this chapter provides a
very useful toolbox for practical realization of outphasing and Doherty trans-
mitters. The results presented in this chapter are the very rst outcomes of
the novel combiner design approach. It is expected that the approach will nd
many other applications where high average eciency and large RF bandwidth
are demanded.
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Chapter 5
High Eciency RF Pulse
Width Modulation of
Class-E PAs
This chapter will describe the RF-PWM technique, which is another method
for amplitude modulation of SMPAs. In contrast to the outphasing transmit-
ters presented in the previous chapter, in RF-PWM transmitters only one PA
is utilized. The output power is instead controlled by modulation of the duty
cycle/pulse width of the input signal driving the SMPA.
The outline of this chapter as follows: In the rst section, RF-PWM princi-
ple is explained. Loss mechanisms in SMPAs associated with RF-PWM oper-
ation are studied. In the second section, a novel class-E topology is presented
which is particularly suitable for energy ecient amplication of RF-PWM
signals. In the last section, characterization results of a prototype RF-PWM
transmitter is presented to prove the feasibility of the technique.
Figure 5.1: A block diagram of RF pulse width modulation based transmitter
architectures.
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Figure 5.2: Simulated switch waveforms of class-E PA with a non-optimal duty
cycle at the input.
5.1 RF Pulse Width Modulation Transmitters
The RF-PWM concept was rst proposed by Besslich in [76] for linear ampli-
cation with highly ecient SMPAs. A block diagram of RF-PWM architec-
tures is shown in Fig. 5.1. In RF-PWM, the pulse width (duty cycle) of an RF
pulse train is varied according to the signal envelope. The phase information
is conveyed by the timing of the pulses. The resulting pulse train is amplied
with an SMPA and a reconstruction lter is used after the PA to remove the
spurious products. The spurious products caused by the switched operation
occur in the vicinity of the harmonics of the carrier and can therefore easily
be removed with a low loss lter [77{79].
The main challenge associated with the RF-PWM architecture is that con-
ventional SMPAs work with high eciency only for a xed duty cycle. Vari-
able duty cycles at the input create severe switching losses decreasing the
eciency [80{82]. Therefore, in spite of its high potential, no competitive
eciency results have been published with RF-PWM architectures so far.
In Fig. 5.2, simulated switch waveforms of a class-E PA with a non-optimal
duty cycle at the input is shown to illustrate the loss mechanisms. The PA is
designed to operate at 50% duty cycle, whereas 25% duty cycle is used at the
input. As seen from the gure, there is a high voltage and current overlap at
the switching instances due to non-ZVS.
In [Paper E], a class-E based novel PA topology is developed that is par-
ticularly suitable for energy ecient amplication of RF-PWM signals. It is
analytically derived that a class-E PA with varying imaginary part of the load
impedance can provide ZVS operation over a wide range of duty cycles. RF-
PWM of such a PA will therefore not suer from any severe switching losses
and consequently provide high average eciency with realistic, modulated sig-
nals. The operation principle of the proposed PA topology is explained in
detail in the next section.
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5.2 Ecient RF Pulse Width Modulated SMPA
The components of a class-E PA are optimized for a xed duty cycle, see
Chapter 2. If the duty cycle is varied from its nominal value, the switching
conditions are violated and the losses increase dramatically. A possible way
to preserve the switching conditions is therefore to have electronically tun-
able components in the load network. Singhal et al: [83] analytically proved
that ZVS and ZVDS switching conditions can be preserved if the fC;Rg com-
ponents of a parallel circuit Class-E PA are modulated along with the duty
cycle. For Class-E PAs with nite feed inductance, both switching conditions
can actually be preserved if two of the reactive components of the Class-E,
fC;Xg or fL;Xg, are re-optimized as the duty cycle is varied. This property
can easily be seen by studying the design equations (2.14)-(2.16). However, it
is highly desirable to have only one tunable component in the load network
from a complexity point of view. Tunable inductors are not practical which
excludes L, while the tuning range of C will be limited by the output capac-
itor of the device. The series reactive element X is therefore selected as the
tunable element, see Fig. 5.3.
Tuning only one element allows only one of the switching conditions to
be preserved. The literature shows that ZVS is more important for high e-
ciency than ZVDS [21], [84]. It is therefore preferred to preserve ZVS, which
corresponds to sub-optimal (or variable voltage slope) class-E mode. Corre-
sponding design equations for this mode are required to calculate the X value
versus the duty cycle.
Raab derived design equations for suboptimal class-E PAs with RF-choke
at the supply at arbitrary duty cycle in [21]. However, as discussed in Chapter
2, class-E PAs with nite feed inductance gives much higher design exibility.
In [Paper E], design equations for suboptimal class-E PAs with nite feed
inductance are therefore derived for arbitrary duty cycle. The derivation is
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Figure 5.4: Simulated switch waveforms: (a) The duty cycle is 50% and X =
34 
 (b) The duty cycle is 30% and X = 101 
.
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based on the following o-to-on switching conditions:
vC(t)

t= 2!0
= 0; (5.1)
dvC(t)
dt

t= 2!0
= k!oVDD (5.2)
where k is a real number used to parameterize the voltage slope at o-to-on
switching moments. The resulting design equations have the following forms:
C =
1
!oR
KC(d; q; k) (5.3)
X = RKX(d; q; k) (5.4)
R =
V 2DD
Pout
KP (d; q; k) (5.5)
where the functions fKC ;KX ;KLg are found in [Paper E]. Also note that this
formulation is similar to the expressions in (2.14)-(2.16), but with k as an
added degree of freedom.
In (5.3), C should be xed. Therefore k has a relation to the duty cycle
d, i.e. k = k(d). The optimal X trajectory versus d is then given by X =
RKX(d; q; k(d)). Examples of class-E switch waveforms for variable duty cycle
and X values are shown in Fig. 5.4. As seen from the gure, there is no voltage
and current overlap at the switching instances yielding near 100% eciency,
assuming that the transistor technology supports negative current.
A systematic class-E RF-PWM design procedure is also developed in [Paper
E]. The procedure allows practical realization of the proposed topology from
circuit and component specications.
5.3 RF-PWM Transmitter Prototype
Following the design procedure and using in-house (Chalmers University) SiC
varactor diodes [85] to implement the tunable imaginary load impedance, a
2 GHz 10 W peak output power GaN HEMT (Cree CGH60015DE) circuit
demonstrator is realized. A block diagram of the demonstrator is shown in
Fig. 5.5.
RF-PWM input signals for characterization of the prototype PA is gener-
ated using the same inverter driver circuit that was used for the outphasing
prototype in the previous chapter [71].
5.3.1 Static Characterization
For operation of the transmitter, the optimal combination of varactor control
signal Vc and the duty-cycle that maximizes the eciency at every output
power has to be identied. This is performed by continuous wave static mea-
surements where Vc is stepped and the duty cycle at each step is optimized
for the best line-up eciency. Ideally, the gate bias voltages of both NMOS
and PMOS transistors in an inverter should be varied to control the duty cy-
cle. However, experiments have shown that keeping the NMOS bias voltage
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Figure 5.5: Block diagram of the RF pulse width modulated tunable load
network (TLN) class-E transmitter.
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xed does not degrade the performance signicantly in terms of eciency and
output power dynamic range [Paper E]. The duty cycle is therefore controlled
by only varying the gate bias voltage of the PMOS transistor, VgP . The re-
sulting eciency optimized control functions are shown in Fig. 5.6 and the
corresponding eciency performance is shown in Fig. 5.7. Observe that the
eciency of the class-E stage remains fairly constant versus output power for
the RF-PWM region as expected from the theory.
The eciency is also measured with constant Vc to observe the performance
when the load impedance tuning is disabled. This represents traditional RF-
PWM of the Class E PA with the results presented in Fig. 5.8. For that case,
the drain eciency drops to <41% at less than 5 dB back-o thus proving
that very signicant eciency improvement is achieved with the proposed PA
topology.
The output power dynamic range achieved with RF-PWM operation is
around 6.5 dB as seen from Fig. 5.6. This dynamic range is clearly not enough
for linear amplication of modern communication signals, e.g. W-CDMA or
LTE. This limitation may be circumvented by operating the transmitter in
linear mode in further back-o. Linear mode means that the output power
is directly controlled by the RF input power rather than by the duty cycle
and varactor voltage. The resulting input-output power relation is shown in
Fig. 5.9.
5.3.2 Dynamic Characterization and Linearization
Characterization of the transmitter with modulated realistic signals requires
that the baseband signals are generated dynamically. A two channel arbitrary
waveform generator (AWG, Tabor Electronics WW2572A) is used to generate
the baseband signals. A high speed op-amp (MS Kennedy 600r) based feed-
back amplier is used to amplify the varactor control signal to the required
level, see Fig. 5.6. The duty cycle control signal VgP can directly be gener-
ated with one of the AWG channels. The RF input signal is generated using
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output power with optimized varactor control signal for a smooth transition
between linear and RF-PWM modes. The carrier frequency is 2 GHz.
an evaluation board from Texas Instruments (TSW3100), consisting of two
digital to analog converters (DAC) for the I and Q branches and an IQ modu-
lator. An Agilent 54845A oscilloscope is used as the measurement receiver. A
more comprehensive description of the dynamic measurement procedure used
is given in [Paper F]
As switch mode operation requires CMOS and GaN HEMT devices to be
deeply saturated, severe gain expansion is unavoidable in the transition to the
linear operation region. This causes large discontinuity in the input-output
power relationship as seen from Fig. 5.9. The varactor signal can, however, be
re-optimized to obtain a smooth transition between linear and switch modes
[Paper F]. The resulting input-output power relation with optimized varactor
signal for a smooth transition is shown in Fig. 5.10. A smoother and lineariza-
tion friendly transition region has a price in terms of slightly reduced eciency
but signicantly improves the linearity [Paper F].
A digital pre-distortion (DPD) linearization scheme is incorporated to en-
hance the linearity of the transmitter, see Fig. 5.11. The transmitter is consid-
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Figure 5.11: Digital pre-distortion linearization scheme.
Table 5.1: Summary of the linearization results
NMSE ACPR Pout avg avg tot avg
(dB) (dBc) (Watt)
Before DPD -13 -23 2.23 67.5% 55.5%
After DPD -35 -45 2.18 67% 55%
ered as a single-input single-output system. Eciency optimized input signals
are derived from the predistorted input signal (x^) using a digital splitter con-
structed from the static CW measurement data, i.e. fVc(x^); VgP (x^); RFin(x^)g,
as depicted in Fig. 5.11. The DPD model parameters are identied by com-
paring the measured output samples (y) and the input samples (x). A vector
switched generalized memory polynomial (VS-GMP) model is used as the be-
havioral model for DPD operation [75]. The VS-GMP quantize the signal
according to the signal amplitude into a number of regions and model each
region separately. This makes the model very suitable for behavioral modeling
of this type of transmitter which has two distinct operating regions: linear and
RF-PWM, see Fig. 5.10.
A single carrier 3.84 MHz 6.7 dB PAPR W-CDMA signal is used for dy-
namic characterization and the results are summarized in Table 5.1. As seen
from the table, without sacricing eciency the normalized mean square error
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Figure 5.12: Normalized output power spectrum before (blue) and after (green)
digital predistortion linearization.
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(NMSE) is improved 22 dB when the proposed DPD linearization scheme is ap-
plied. Output spectra before and after linearization are shown in Fig. 5.12. The
nonlinear transfer function of the transmitter causes severe spectral re-growth.
The adjacent channel leakage ratio (ACLR) can however be suppressed down
to -45 dBc by using the presented DPD.
5.4 Summary and Discussion
The results presented in this chapter show that the RF-PWM technique can be
a very attractive solution for energy ecient amplication of envelope vary-
ing signals. However, a generic problem for the RF-PWM technique is low
output power dynamic range of the practical modulator circuits [79, 81]. We
have proposed a hybrid linear-RF-PWM operating scheme to circumvent this
issue. The ACLR achieved with this approach was however at the limit of the
specication. It is expected that further CMOS scaling in the future should
enable realization of modulator circuits with higher dynamic ranges.
Chapter 6
Conclusions and Future
Work
6.1 Conclusions
The demand for reduced deployment and operational cost and higher capacity
in future mobile communication systems put new requirements on the base
station transmitters used. As described in the introduction chapter, these are
increased energy eciency, frequency agility, and further integration.
Realization of highly integrated low cost wireless RF-front ends is alleviated
with transmitters architectures that allows implementation of RF functionali-
ties using digital only building blocks. In such transmitters, the overall energy
eciency and the RF bandwidth is determined by the design and realization
of the SMPA unit. This thesis has contributed to the theory, design and
practical realization of SMPAs that are compatible with digital transmitter
architectures.
SMPAs provide a great theoretical potential for obtaining high energy ef-
ciency. Utilization of this high potential in a transmitter architecture with
realistic communication signals requires that a proper operation for dynam-
ically varying output amplitude is maintained. We have carefully analyzed
two dierent amplitude modulation techniques in this thesis, outphasing and
RF-PWM. Upon understanding the loss mechanisms associated with these am-
plitude modulation techniques, we have addressed them by introducing new
SMPA topologies and by developing new design techniques. This has enabled
us to achieve average eciency numbers very close to the peak eciency of
the SMPAs in both cases, thus truly utilizing their theoretical potential.
SMPAs were known to be inherently narrow band due to stringent harmonic
termination requirements of the conventional PA modes. This has prevented
them for use in wide-band, frequency agile applications. Through derivation
of a continuum of novel high eciency class-E PA modes we have theoretically
proven that the SMPAs can indeed be made very wide band. Experimental
results also conrms that the high eciency of SMPAs can be maintained over
a large range of frequencies and output power levels.
In summary, new power amplier modes, novel power amplier concepts
69
70 CHAPTER 6. CONCLUSIONS AND FUTURE WORK
and new transmitter design techniques have been introduced. These contri-
butions are there expected to play an important role on realization of new
types of frequency agile, energy ecient, and highly integrated/digitalized ra-
dio transmitters for future wireless communication systems.
6.2 Future Work
There are several lines of research arising from work presented in this thesis
which should be pursued.
In Chapter 3, a watt level highly ecient wide-band SiGe BiCMOS PA
has been presented. Considering the power levels achieved, such a solution
can be an interesting candidate for pico-femto cell base station transmitter
applications. The BiCMOS technology allows complex designs to be made.
Therefore, for amplitude modulation of such a PA, multi-bit RF-DAC topolo-
gies are interesting to investigate. In RF-DAC approaches, the output ampli-
tude is controlled by regulating the number of active transistors, and therefore
very high dynamic ranges can be achieved. In conventional RF-DAC circuits,
however, the transistors cells load-pull each other in an undesired way, caus-
ing severe eciency degradation at back-o. By combining the output of two
RF-DACs with a combiner network, that may be derived using the same theo-
retical approach as was used for outphasing/Doherty combiner designs in this
thesis, proper load modulation may be enabled.
Wireless industry is now showing a growing interest of using millimeter
bands to augment the currently saturated 700 MHz-3.5 GHz radio spectrum
bands. The demand for millimeter wave high eciency radio transmitters will
therefore rapidly increase in the near-future. However, at millimeter wave
frequencies, the device parasitics signicantly inuence the impedance levels.
The load-pull based outphasing/Doherty PA design technique presented in
Chapter 4 is therefore very suitable for millimeter wave realizations. At mil-
limeter frequencies, special attention has to be given to low-loss realization
of the calculated combiner network parameters. The possible combiner net-
work topologies and losses associated with them must therefore be investigated
thoroughly.
At present, the common approach taken for wide RF bandwidth load mod-
ulation based transmitter design is to start with a narrow-band architecture,
like Doherty or outphasing, and then try extending the bandwidth by modify-
ing the conventional topology. It is, however, arguable if such an approach will
be adequate for meeting the growing long-term demand for RF bandwidth in
the long term. It is the author's view that it is also important to search for new
load-modulation based transmitter concepts that are inherently wide-band. In
other words, an architecture that does not require a tuned combiner network
for achieving proper load modulation is what is ultimately needed. Some re-
search activities has already started in this direction at Chalmers although the
project is still at the concept development level.
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